501NAG-ADAF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 501NAG-ADAF

Preview

501NAG-ADAF: Descriptionosc prog 5ns 50ppm 2x2.5mm; CategoryPassive components; File Size456KB，22 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet View All

501NAG-ADAF Overview

osc prog 5ns 50ppm 2x2.5mm

Preview

Download Datasheet

View All

Si501/2/3

–100

CMEMS



SC ILLA TOR

User selectable tRise/tFall options

Glitchless start and stop

Excellent short-term stability, long-

term aging

Industry standard footprints:

2x2.5, 2.5x3.2, 3.2x5 mm

RoHS compliant, Pb-free

Short lead times: <2 weeks

–20 to +70 °C: Extnd commercial

–40 to +85 °C: Industrial

The Si50x family also includes the

Si504 for in-circuit programmability

(See the Si504 Data Sheet)

Features



Wide frequency range: 32 kHz to

100 MHz



Contact Silicon Labs for

frequencies above 100 MHz

Si501 single frequency w/ OE

Si502 dual frequency w/ OE/FS

Si503 quad frequency w/ FS

±20/30/50 ppm frequency stability

including 10-year aging

LVCMOS output

Low period jitter

Low power

Continuous supply voltage range:

+1.71 V to +3.63 V



Applications



Storage (SATA/SAS/PCIe)

General purpose processors

Industrial controllers

Embedded controllers

Motor control

Flow control



Office/Home automation

IP cameras/surveillance

Display and control panels

Outdoor electronics

Multi-function printers

Office equipment

Description

The Si501/2/3 CMEMS oscillator family provides monolithic, MEMS-based IC

replacements for traditional crystal oscillators. Silicon Laboratories’ CMEMS

technology combines standard CMOS + MEMS in a single, monolithic IC to provide

integrated, high-quality and high-reliability oscillators. Each device is factory tested

and configured for guaranteed performance to data sheet specifications across

voltage, process, temperature, shock, vibration, and aging.

Additional information on the Si50x CMEMS oscillator architecture and CMEMS

technology is available in white papers on the Silicon Labs website at

www.siliconlabs.com/cmems.

Ordering Information:

See Section 5.

Pin Assignments

FS/OE 1

GND 2

Patents pending

4 V

3 CLK

Functional Block Diagram

VDD

LDO

Digital

Frequency-Locked

Loop (FLL)

Resonator

& Oscillator

Temperature

Sensor

VCO

FS/OE

Temp Comp /

Digital

Control

NVM RAM ROM

CLK

GND

Preliminary Rev. 0.72 11/13

Si501/2/3

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Si501/2/3

ABLE

Section

ONTENTS

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

2. Si501/2/3 Typical Applications Circuits, AC Waveforms, and Functional

Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

2.1. Si501/2 Applications Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8

2.2. Si501/2 AC Waveforms and Functional Descriptions . . . . . . . . . . . . . . . . . . . . . . . . .9

2.3. Si503 Applications Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

2.4. Si503 AC Waveform and Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

3.1. OE Enable and Disable States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

3.2. Output Rise and Fall settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5.1. Si501 Ordering Guide and Part Number Syntax . . . . . . . . . . . . . . . . . . . . . . . . . . . .14

5.2. Si502 Ordering Guide and Part Number Syntax . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

5.3. Si503 Ordering Guide and Part Number Syntax . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

6. Package Dimensions and Land Patterns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

6.1. Package Outline: 3.2 x 5 mm 4-pin DFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

6.2. Package Outline: 2.5 x 3.2 mm 4-pin DFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

6.3. Package Outline: 2 x 2.5 mm 4-pin DFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

7. Top Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

7.1. 3.2 x 5 mm Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

7.2. 3.2 x 5 mm Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

7.3. 2.5 x 3.2 mm Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.4. 2.5 x 3.2 mm Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

7.5. 2 x 2.5 mm Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

7.6. 2 x 2.5 mm Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22

Preliminary Rev. 0.72

Recommended Resources

Anti-interference design in PCB wiring technology--teaching you how to design anti-interference circuits: [color=#111111][font=Arial, Helvetica, sans-serif][size=13px]Abstract: This article analyzes the ways and causes of various interferences through several typical examples, and introduces some special ...; tiankai001 Download Centre

Can someone explain GAPI to me?: For example, the display driver in BSP supports GDI and DDRAW, and supports hardware 2D acceleration. Does GAPI bypass the display driver layer to directly operate the framebuffer? Does GAPI implement...; easy_wr Embedded System

STM32+nand flash debugger enters HardFault_Handler(): [i=s]This post was last edited by qiwan on 2015-3-10 19:59[/i] Debug the program for STM32 to read and write nand flash K9F1G08U0D. The program implements the function of writing data to the first two...; qiwan stm32/stm8

Timing Problems of MCU Infrared Decoding: Can the single chip decoding (infrared saa3010) have an error? Can it be 1us? If so, what is the range? I have read many tutorials but none of them mentioned it. If there is any information, please sh...; 472666316 MCU

AD10: How to use 3D component library for AD10 circuit...; sll1219 PCB Design

Design of single chip microcomputer interface based on CPLD: Newbie reporting, please contribute some information!!...; ywhfdl FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components