EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

74GTLPH1627DGGRG4

Description
Translation - Voltage Levels 18B LVTTL-to-GTLP Bus Xcvr
Categorylogic    logic   
File Size240KB,16 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

74GTLPH1627DGGRG4 Online Shopping

Suppliers Part Number Price MOQ In stock  
74GTLPH1627DGGRG4 - - View Buy Now

74GTLPH1627DGGRG4 Overview

Translation - Voltage Levels 18B LVTTL-to-GTLP Bus Xcvr

74GTLPH1627DGGRG4 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP64,.32,20
Contacts64
Reach Compliance Codeunknown
Control typeCOMMON CONTROL
Counting directionBIDIRECTIONAL
seriesGTLP
JESD-30 codeR-PDSO-G64
length17 mm
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
MaximumI(ol)0.1 A
Number of digits18
Number of functions1
Number of ports2
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP64,.32,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Maximum supply current (ICC)50 mA
Prop。Delay @ Nom-Sup7.3 ns
propagation delay (tpd)7.1 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateGTL/P & LVTTL
Trigger typePOSITIVE EDGE
width6.1 mm
Base Number Matches1

74GTLPH1627DGGRG4 Related Products

74GTLPH1627DGGRG4 74GTLPH1627DGGRE4
Description Translation - Voltage Levels 18B LVTTL-to-GTLP Bus Xcvr Translation - Voltage Levels 18-Bit LVTTL/GTLP Bus Xcvr
Is it Rohs certified? conform to conform to
Maker Texas Instruments Texas Instruments
Parts packaging code TSSOP TSSOP
package instruction TSSOP, TSSOP64,.32,20 TSSOP, TSSOP64,.32,20
Contacts 64 64
Reach Compliance Code unknown unknown
Control type COMMON CONTROL COMMON CONTROL
Counting direction BIDIRECTIONAL BIDIRECTIONAL
series GTLP GTLP
JESD-30 code R-PDSO-G64 R-PDSO-G64
length 17 mm 17 mm
Logic integrated circuit type REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
MaximumI(ol) 0.1 A 0.1 A
Number of digits 18 18
Number of functions 1 1
Number of ports 2 2
Number of terminals 64 64
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Encapsulate equivalent code TSSOP64,.32,20 TSSOP64,.32,20
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V
Maximum supply current (ICC) 50 mA 50 mA
Prop。Delay @ Nom-Sup 7.3 ns 7.3 ns
propagation delay (tpd) 7.1 ns 7.1 ns
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 3.45 V 3.45 V
Minimum supply voltage (Vsup) 3.15 V 3.15 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
technology BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
translate GTL/P & LVTTL GTL/P & LVTTL
Trigger type POSITIVE EDGE POSITIVE EDGE
width 6.1 mm 6.1 mm
Base Number Matches 1 1
【Qinheng RISC-V core CH582】Evaluation summary
According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...
kit7828 Domestic Chip Exchange
AVR MCU proteus simulation
The source file (c file) cannot be downloaded during simulation. Please help....
加油费 Microchip MCU
Regarding a question about Quartus, please help me with some advice
I'm a newbie and I've just started using Quartus II. I have a question: Can I only compile files with the same name as the top-level entity each time Quartus compiles? What should I do if I want to co...
love2008 Embedded System
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Creative Market
A short program for NIOS
I read the program in "Those Things About NIOS", in the serial communication section, I have a little question about the typedef struct { //receiving registerunion{struct{volatile unsigned long int RE...
白丁 FPGA/CPLD
Cache Coherence
1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 327  2898  1238  1930  2495  7  59  25  39  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号