EEWORLDEEWORLDEEWORLD

Part Number

Search

DAC8420ES-REEL7

Description
QUAD, SERIAL INPUT LOADING, 8us SETTLING TIME, 12-BIT DAC, PDSO16
CategoryAnalog mixed-signal IC    converter   
File Size492KB,24 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

DAC8420ES-REEL7 Overview

QUAD, SERIAL INPUT LOADING, 8us SETTLING TIME, 12-BIT DAC, PDSO16

DAC8420ES-REEL7 Parametric

Parameter NameAttribute value
MakerADI
package instructionSOP,
Reach Compliance Codeunknown
Maximum analog output voltage2.5 V
Minimum analog output voltage-2.5 V
Converter typeD/A CONVERTER
Enter bit codeBINARY
Input formatSERIAL
JESD-30 codeR-PDSO-G16
length10.3 mm
Maximum linear error (EL)0.0732%
Nominal negative supply voltage-5 V
Number of digits12
Number of functions4
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Maximum seat height2.65 mm
Nominal settling time (tstl)8 µs
Nominal supply voltage5 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width7.5 mm
Base Number Matches1
Quad 12-Bit Serial
Voltage Output DAC
DAC8420
FEATURES
Guaranteed monotonic over temperature
Excellent matching between DACs
Unipolar or bipolar operation
Buffered voltage outputs
High speed serial digital interface
Reset-to-zero scale or midscale
Wide supply range, +5 V only to ±15 V
Low power consumption (35 mW maximum)
Available in 16-Lead PDIP, SOIC, and CERDIP packages
FUNCTIONAL BLOCK DIAGRAM
VREFHI
5
VDD
1
DAC8420
SDI
10
REG
A
12
CS
12
CLK
11
SHIFT
REGISTER
REG
B
DAC B
6
DAC A
7
VOUTA
VOUTB
APPLICATIONS
Software controlled calibration
Servo controls
Process control and automation
ATE
NC
13
4
REG
C
DAC C
3
VOUTC
LD
14
DECODE
2
REG
D
DAC D
2
VOUTD
9
16
15
4
8
GND
CLSEL CLR
VREFLO
VSS
Figure 1.
GENERAL DESCRIPTION
The DAC8420 is a quad, 12-bit voltage-output DAC with serial
digital interface in a 16-lead package. Utilizing BiCMOS tech-
nology, this monolithic device features unusually high circuit
density and low power consumption. The simple, easy-to-use
serial digital input and fully buffered analog voltage outputs
require no external components to achieve a specified per-
formance.
The 3-wire serial digital input is easily interfaced to micro-
processors running at 10 MHz with minimal additional
circuitry. Each DAC is addressed individually by a 16-bit
serial word consisting of a 12-bit data word and an address
header. The user-programmable reset control CLR forces all
four DAC outputs to either zero scale or midscale,
asynchronously overriding the current DAC register values. The
output voltage range, determined by the inputs VREFHI and
VREFLO, is set by the user for positive or negative unipolar or
bipolar signal swings within the supplies, allowing considerable
design flexibility.
The DAC8420 is available in 16-lead PDIP, SOIC, and CERDIP
packages. Operation is specified with supplies ranging from
+5 V only to ±15 V, with references of +2.5 V to ±10 V, respec-
tively. Power dissipation when operating from ±15 V supplies is
less than 255 mW (maximum) and only 35 mW (maximum)
with a +5 V supply.
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2007 Analog Devices, Inc. All rights reserved.
00275-001

DAC8420ES-REEL7 Related Products

DAC8420ES-REEL7 DAC8420EP DAC8420FP
Description QUAD, SERIAL INPUT LOADING, 8us SETTLING TIME, 12-BIT DAC, PDSO16 IC dac 12bit quad srl-out 16-dip IC dac 12bit quad srl LP 16-dip
Maker ADI ADI ADI
package instruction SOP, PLASTIC, MS-001AB, DIP-16 PLASTIC, MS-001AB, DIP-16
Reach Compliance Code unknown not_compliant not_compliant
Maximum analog output voltage 2.5 V 2.5 V 2.5 V
Minimum analog output voltage -2.5 V -2.5 V -2.5 V
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER
Enter bit code BINARY BINARY BINARY
Input format SERIAL SERIAL SERIAL
JESD-30 code R-PDSO-G16 R-PDIP-T16 R-PDIP-T16
length 10.3 mm 20.07 mm 20.07 mm
Maximum linear error (EL) 0.0732% 0.0732% 0.0977%
Nominal negative supply voltage -5 V -5 V -5 V
Number of digits 12 12 12
Number of functions 4 4 4
Number of terminals 16 16 16
Maximum operating temperature 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE IN-LINE
Maximum seat height 2.65 mm 5.33 mm 5.33 mm
Nominal settling time (tstl) 8 µs 8 µs 8 µs
Nominal supply voltage 5 V 5 V 5 V
surface mount YES NO NO
technology BICMOS BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING THROUGH-HOLE THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL
width 7.5 mm 7.62 mm 7.62 mm
Base Number Matches 1 1 1
Is it Rohs certified? - incompatible incompatible
Parts packaging code - DIP DIP
Contacts - 16 16
ECCN code - EAR99 EAR99
JESD-609 code - e0 e0
Encapsulate equivalent code - DIP16,.3 DIP16,.3
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED
power supply - +-5/+-15 V +-5/+-15 V
Certification status - Not Qualified Not Qualified
Terminal surface - Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED
Communication Post
I came to this website because I was looking for Actel information on the Internet. I stumbled across it randomly. I came quite late. The communication group in the communication post posted by SBS [s...
teleagle FPGA/CPLD
Where is the gap?
After 3 months, today I summarized the results (or effects) of our design with my doctor. The results disappointed us. The performance of the module was far from what we expected. We used the same alg...
ys3663391 FPGA/CPLD
EEWORLD University Hall ---- Artificial Intelligence Jiangxi University of Science and Technology Luo Huilan
Artificial Intelligence Jiangxi University of Science and Technology Luo Huilan : https://training.eeworld.com.cn/course/4448Main content: Definition of artificial intelligence, tree search algorithm,...
老白菜 DIY/Open Source Hardware
Ask about the driver problem in Linux kernel transplantation
1. The network chip has been replaced, and the network driver has been rewritten. How can I compile this network driver into the Linux kernel? The kernel is version 2.6.30. 2. There are two serial por...
tamujin Linux and Android
Infineon - New .XT-technology
[table][tr][td]Infineon - New .XT-technology from Infineon Significantly Increases Lifetime of IGBT Modules and Opens the Path for Higher Junction Temperature up to 200°C [/td][/tr][/table][table][tr]...
安_然 Analog electronics
Where does the capacitance coefficient affect?
[p=30, null, left][font=宋体][font=Verdana][size=2][color=#000000] Distortion is a problem that needs to be considered when selecting capacitors for any circuit. This type of distortion will occur if th...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1733  857  1427  2215  2875  35  18  29  45  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号