M58LR128KT85ZB6E datasheet, PDF

Datasheet> All Categories > storage> M58LR128KT85ZB6E

Preview

M58LR128KT85ZB6E: DescriptionIC flash 128mbit 85ns 56vfbga; Categorystorage; File Size2MB，121 Pages; ManufacturerMicron; Websitehttp://www.micron.com/; Environmental Compliance

Download Datasheet View All

M58LR128KT85ZB6E Overview

IC flash 128mbit 85ns 56vfbga

Preview

Download Datasheet

View All

M58LR128KT M58LR128KB

M58LR256KT M58LR256KB

128 or 256 Mbit (x16, multiple bank, multilevel interface, burst)

1.8 V supply flash memories

Features

Supply voltage

– V

= 1.7 V to 2.0 V for program, erase

and read

– V

DDQ

= 1.7 V to 2.0 V for I/O buffers

– V

= 9 V for fast program

Synchronous/asynchronous read

– Synchronous burst read mode:

54 MHz, 66 MHz

– Asynchronous page read mode

– Random access: 70 ns, 85 ns

Synchronous burst read suspend

Programming time

– 2.5

μs

typical word program time using

Buffer Enhanced Factory Program

command

Memory organization

– Multiple bank memory array:

8 Mbit banks for the M58LR128KT/B

16 Mbit banks for the M58LR256KT/B

– Parameter blocks (top or bottom location)

Dual operations

– Program/erase in one bank while read in

others

– No delay between read and write

operations

Block locking

– All blocks locked at power-up

– Any combination of blocks can be locked

with zero latency

– WP for block lock-down

– Absolute write protection with V

= V

FBGA

VFBGA56 (ZB) 7.7 x 9 mm

VFBGA79 (ZC) 9 x 11 mm

TFBGA88 (ZQ) 8 x 10 mm

Security

– 64 bit unique device number

– 2112 bit user programmable OTP cells

Common flash interface (CFI)

100,000 program/erase cycles per block

Electronic signature

– Manufacturer code: 20h

– Top device codes:

M58LR128KT: 88C4h

M58LR256KT: 880Dh

– Bottom device codes

M58LR128KB: 88C5h

M58LR256KB: 880Eh

The M58LR128KT/B is available in the

ECOPACK-compliant VFBGA56 package.

The M58LR256KT/B is available in the

ECOPACK-compliant VFBGA79 and

TFBGA88 packages.

October 2008

Rev 6

1/120

www.numonyx.com

Contents

M58LR128KT, M58LR128KB, M58LR256KT, M58LR256KB

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

2.12

2.13

2.14

2.15

Address inputs (A0-Amax) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Data inputs/outputs (DQ0-DQ15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Chip Enable (E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Output Enable (G) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Write Enable (W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Write Protect (WP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Reset (RP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Latch Enable (L) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Clock (K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Wait (WAIT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

DDQ

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

program supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

SSQ

ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

3.1

3.2

3.3

3.4

3.5

3.6

Bus read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Bus write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Address Latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Output disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Command interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4.1

4.2

4.3

4.4

Read Array command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Read Status Register command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Read Electronic Signature command . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Read CFI Query command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

2/120

M58LR128KT, M58LR128KB, M58LR256KT, M58LR256KB

Contents

4.5

4.6

4.7

4.8

4.9

4.10

Clear Status Register command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Block Erase command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Blank Check command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Program command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Buffer Program command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Buffer Enhanced Factory Program command . . . . . . . . . . . . . . . . . . . . . 29

4.10.1

4.10.2

4.10.3

Setup phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Program and verify phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Exit phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

4.11

4.12

4.13

4.14

4.15

4.16

4.17

Program/Erase Suspend command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Program/Erase Resume command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Protection Register Program command . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Set Configuration Register command . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Block Lock command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Block Unlock command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Block Lock-Down command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

5.1

5.2

5.3

5.4

5.5

5.6

5.7

5.8

Program/Erase Controller status bit (SR7) . . . . . . . . . . . . . . . . . . . . . . . . 39

Erase suspend status bit (SR6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Erase/blank check status bit (SR5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Program status bit (SR4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

status bit (SR3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Program suspend status bit (SR2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Block protection status bit (SR1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Bank write/multiple word program status bit (SR0) . . . . . . . . . . . . . . . . . 41

Configuration Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

6.1

6.2

6.3

6.4

6.5

6.6

Read select bit (CR15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

X latency bits (CR13-CR11) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Wait polarity bit (CR10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Data output configuration bit (CR9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Wait configuration bit (CR8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Burst type bit (CR7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

3/120

Contents

M58LR128KT, M58LR128KB, M58LR256KT, M58LR256KB

6.7

6.8

6.9

Valid Clock edge bit (CR6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Wrap burst bit (CR3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Burst length bits (CR2-CR0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Read modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

7.1

7.2

7.3

Asynchronous read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Synchronous burst read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

7.2.1

Synchronous burst read suspend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Single synchronous read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Dual operations and multiple bank architecture . . . . . . . . . . . . . . . . . 54

Block locking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

9.1

9.2

9.3

9.4

9.5

Reading block lock status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Locked state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Unlocked state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Lock-down state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Locking operations during erase suspend . . . . . . . . . . . . . . . . . . . . . . . . 57

Program and erase times and endurance cycles . . . . . . . . . . . . . . . . . 59

Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82

Appendix A Block address tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84

Appendix B Common Flash interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

Appendix C Flowcharts and pseudocodes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

Appendix D Command interface state tables. . . . . . . . . . . . . . . . . . . . . . . . . . . 110

4/120

Recommended Resources

LB1405, 15-level display circuit (a) amplification part

470MHz, 15W high frequency power amplifier

Tan transform circuit diagram

LA4465 power amplifier circuit

555 bus stop indicator circuit

Computer motherboard circuit diagram 815 4_43

Solution to the problem that the flying wires in PCB are not displayed: First: Click the "L" shortcut key to enter View Configurations. Make sure this option is checked. Second: If the drop-down list in PCB is in the *From-To Editor* state,...; yichun417 PCB Design

MSP430 clock interrupt enters abnormality: [backcolor=white]The following code function P1.0 outputs ACLK clock, P2.0 is used as capture pin, captures the signal of P1.0, and is triggered by the rising edge. In the capture interrupt, character...; kui Microcontroller MCU

I have finished the serial port driver, and will start working on the SD card driver tomorrow. Can you provide me with some information?: As the title says, it took me two weeks to finally get the serial port driver working. Now my serial port 1 and serial port 2 can send and receive data from the outside world normally. Tomorrow I will...; happyboy22 Embedded System

Is smart home far away from us?: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i] 　　Nowadays, it is common for families to have multiple TVs. What should family members do if they want to watch digital pay TV i...; songbo Mobile and portable

Why do we need to enable the JTAG pull-up resistor in the 8962 can_device_qs routine?: Why do we need to enable the JTAG pull-up resistor in the 8962 can_device_qs routine?// // Enable the pull-ups on the JTAG signals. // SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOC); GPIOPadConfigSet(GPI...; academic Microcontroller MCU

A new round of group buying will start next week!: Attention all forum users , we will organize a group purchase of TI development boards next week !This group purchase requires that you post no less than 3 technical posts in the TI community !Before ...; maylove Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components