EEWORLDEEWORLDEEWORLD

Part Number

Search

550FC622M080DGR

Description
LVDS Output Clock Oscillator, 10MHz Min, 1417MHz Max, 622.08MHz Nom,
CategoryPassive components    oscillator   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550FC622M080DGR Overview

LVDS Output Clock Oscillator, 10MHz Min, 1417MHz Max, 622.08MHz Nom,

550FC622M080DGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1316161809
Reach Compliance Codeunknown
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency1417 MHz
Minimum operating frequency10 MHz
Nominal operating frequency622.08 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
Certification statusNot Qualified
Maximum slew rate108 mA
Nominal supply voltage2.5 V
surface mountYES
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
TMS320DM368: About DDR
I use TMS320DM368 for video compression. After burning UBL and UBOOT with JTAG, I found that the chip was unstable and often crashed. Later, I guessed that it was a DDR problem because the development...
malik DSP and ARM Processors
TI Cortex-A8 AM335X Development Board Industrial Control Board
Adopt TI AM335X series processor, up to 720MHz high-speed ARM Cortex-A8 core; 256MB DDR2 SDRAM (RAM can be expanded to 512M, customized by batch users) makes it possible to run more code programs; 256...
学无止境 Robotics Development
2602How do the test applications of new test instruments match the equipment structure?
Andrew Armutat Product Marketing Keithley Instruments Model 2602 Dual Channel System Source Meter [1] Test application and equipment structure coordination In the face of these challenges, production ...
Jack_ma Test/Measurement
ucosii system
I have been studying embedded systems recently. I may not have read the materials in detail. I also combined them with some small programs to study them. I have the following doubts. 1. The semaphore ...
大家都是好朋友 stm32/stm8
Application of new magnetic core structure in electronic transformer
1 搭接式卷绕磁芯搭接式卷绕磁芯最早用于非晶合金配电变压器。它既有卷绕磁芯优点,激磁电流小,空载损耗低,又可以打开装卸线圈,消除一般卷绕磁芯的缺点,不需要用专用绕线机绕制线圈,生产效率提高,线圈出现问题时也便于更换和维修。现有3%取向硅钢的厚度已减薄到0.23mm和0.27mm,用它们制造搭接式卷绕磁芯比非晶合金更容易。因此,搭接式卷绕磁芯有可能用于500VA 以上的硅钢电源变压器,尤其是大容量整...
zbz0529 Power technology
Image Recognition
Use and procedures of image recognition module (SPCE061A)...
jiangwen200808 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 841  134  1889  411  2053  17  3  39  9  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号