8N3SV75KC-0090CDI datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N3SV75KC-0090CDI

8N3SV75KC-0090CDI: DescriptionIC osc vcxo 159.375mhz 6-clcc; Categorysemiconductor Analog mixed-signal IC; File Size270KB，19 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/; Environmental Compliance

Download Datasheet View All

8N3SV75KC-0090CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3SV75KC-0090CDI	-	-	View	Buy Now

8N3SV75KC-0090CDI Overview

IC osc vcxo 159.375mhz 6-clcc

Preview

Download Datasheet

View All

LVPECL Frequency-Programmable VCXO

IDT8N3SV75

DATASHEET

General Description

The IDT8N3SV75 is a LVPECL Frequency-Programmable VCXO

with very flexible frequency and pull-range programming capabilities.

The device uses IDT’s fourth generation FemtoClock

technology for an optimum of high clock frequency and low phase

noise performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm

x 1.55mm package.

The device can be factory-programmed to any frequency in the

range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz

to the very high degree of frequency precision of 218Hz or better.

The extended temperature range supports wireless infrastructure,

telecommunication and networking end equipment requirements.

Features

•

Fourth generation FemtoClock

NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Frequency programming resolution is 218Hz and better

Factory-programmable VCXO pull range and control voltage

polarity

Absolute pull range (APR) programmable from typical ±4.5 to

±754.5ppm

One 2.5V/3.3V LVPECL clock output

Output enable control input, LVCMOS/LVTTL compatible

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.5ps (typical),

2.5V or 3.3V supply voltage

-40°C to 85°C ambient operating temperature

Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm

package

Block Diagram

Pin Assignment

OSC

114.285 MHz

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

÷MINT,

MFRAC

A/D

IDT8N3SV75

6-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

Configuration Register (ROM)

(Frequency, Pull-range, Polarity)

Pullup

IDT8N3SV75CCD REVISION A NOVEMBER 19, 2013

Recommended Resources

CD4013 remote control socket circuit

Telephone remote control circuit

Low ripple power circuit

Laser transmitter linearity control circuit

555 multifunctional refrigerator power socket circuit (1)

Mixing amplifier circuit

Preparation and verification of TI CC3200-LAUNCHXL development environment: Install the development environmentThe working computer has CCS 8.1.0.00011 installed. In order to evaluate CC3200-LAUNCHXL, you need to install SimpleLink CC32xx device support, as well as TI-RTOS an...; Jacktang Wireless Connectivity

MicroPython's Zephyr branch adds GPIO functionality: I checked the MicroPython update today and found that GPIO support has been added. The compilation can also pass. Unfortunately, the K64F board is not with me, so I can only test it on Monday. Netizen...; dcexpert MicroPython Open Source section

Single chip microcomputer C language accurate delay: A simple study of the 51 single-chip Keil C delay program (crystal oscillator 12MHz, one machine cycle 1us.) void delay(void) { unsigned char i,j,k; for(i=15;i>0;i--) for(j=202;j>0;j--) for(k=81;k>0;k...; tong7127 MCU

What kind of diode is 0.6V forward and 1.9V reverse?: [p=24, null, left][color=rgb(102, 102, 102)][font=arial, 宋体]Using the multimeter diode range to measure, a diode, forward 0.6V, reverse 1.9V, I want to ask what kind of diode this is? [/font][/color][...; liuhs1688 Discrete Device

Please advise on the program of PB2 pin level interrupt of Atmega88 microcontroller: void init() { PORTB|=BIT(2);//Set PB2 port as input and set it to 1 DDRB&=~BIT(2); PCICR=0X01; PCMSK0=0X40; PCIFR=0X01; SREG|=BIT(7); } #pragma vector=PCINT0_vect __interrupt void pcint0_isr(void) { }...; ff123 Microchip MCU

Help: Cannot find data file during ModelSim simulation: Problem description: I used FPGA to do double-precision division, and used Quartus IP tool to generate a module FP64_DIV.v. At the same time, Quartus also generated a folder FP64_DIV, which contained ...; cncqzxj FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components