EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

GRM2162R1H180JZ01J

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, RH, -220+/-60ppm/Cel TC, 0.000018uF, Surface Mount, 0805, CHIP
CategoryPassive components    capacitor   
File Size319KB,1 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance
Download Datasheet Parametric View All

GRM2162R1H180JZ01J Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, RH, -220+/-60ppm/Cel TC, 0.000018uF, Surface Mount, 0805, CHIP

GRM2162R1H180JZ01J Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1635233006
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000018 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.6 mm
JESD-609 codee3
length2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER, 13 INCH
positive tolerance5%
Rated (DC) voltage (URdc)50 V
size code0805
surface mountYES
Temperature characteristic codeRH
Temperature Coefficient-220+/-60ppm/Cel ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width1.25 mm
Differences between FPGA, MCU and DSP
[size=4]The conceptual difference between FPGA and MCU[/size] [size=4] What is a MCU? A MCU can be simply understood as a microcomputer integrated on a single chip. It also has an arithmetic unit, a c...
Aguilera DSP and ARM Processors
Schematic diagram of integrated multi-chip serial download line
Schematic diagram of integrated multi-chip serial download line...
zzzzer16 PCB Design
How to use TIM1 as master mode and TIM2 and TIM3 as slave mode to control channels 1 and 2 to send pulses
Use TIM2 and TIM3 slave modes to count the pulses of channels 1 and 2 of TIM1 respectively. When the pulses of channels 1 and 2 reach the set value, stop sending pulses of channels 1 and 2 of TIM1 res...
fuhuait stm32/stm8
SRAM modeling?
I just came into contact with SRAM and was asked to model an SRAM. What is SRAM modeling? Is it the read/write controller of SRAM or the simulation model of SRAM?...
pplcyls FPGA/CPLD
On the true nature of semiconductor "hole" conduction
[color=#333333] Is the statement "In semiconductors, only electrons can conduct electricity" correct? Most people with a little knowledge of semiconductors would think that this statement is wrong. Th...
Jacktang Analogue and Mixed Signal
I would like to ask about the problem of stm32f103zet6ADC3 and fsmc.
May I ask 103zet6, when the five signal lines fsmc_niord-nios16 for CF cards are not used, can the five channels in4-in8 of adc3 be used? (At this time, the fsmc clock is turned on) Thank you very muc...
shanjian13 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 949  2245  1120  374  1055  20  46  23  8  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号