EEWORLDEEWORLDEEWORLD

Part Number

Search

510AAA20M0000AAG

Description
Oscillator, 0.1MHz Min, 250MHz Max, 20MHz Nom,
CategoryPassive components    oscillator   
File Size233KB,26 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

510AAA20M0000AAG Overview

Oscillator, 0.1MHz Min, 250MHz Max, 20MHz Nom,

510AAA20M0000AAG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid114185271
package instructionDILCC6,.2
Reach Compliance Codeunknown
JESD-609 codee4
Installation featuresSURFACE MOUNT
Maximum operating frequency250 MHz
Minimum operating frequency0.1 MHz
Nominal operating frequency20 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Encapsulate equivalent codeDILCC6,.2
Certification statusNot Qualified
Nominal supply voltage3.3 V
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.1 1/13
Copyright © 2013 by Silicon Laboratories
Si510/511
f5529 new member reporting, my LCD shows
Just got the board, first experiment:sexy:...
madebycwq@gmail Microcontroller MCU
My post list doesn't show the page number?
My post list doesn't show the page number anymore? For example, it's inconvenient to search for past posts. I can only slowly flip through the previous page. How can I flip through the old posts? In t...
wangfuchong Suggestions & Announcements
The role of the Zak transform of the signal
Because I am still a rookie undergraduate student, I know several signal transformations, but I have never come into contact with the ZAK transform. I checked it on Baidu but still don’t know what the...
Ann-Li Download Centre
Regarding the output delay of block RAM
When using dual-port block RAM, the output is always delayed by two cycles. Can this problem be solved? Is there something wrong with the configuration of the IP core?...
超自然 FPGA/CPLD
From a female engineer to a senior manager integrating multiple cultures
Everyone who has come into contact with Ms. Wang Jiahui, Managing Director of Farnell Electronics Greater China, will be impressed by her unique wisdom, agility and courage. Born in the East, she inhe...
eeleader Talking about work
How to set font in ccs5.1
The words are too small to read clearly. Please help me :faint:...
hit棠 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 644  740  2152  2136  63  13  15  44  2  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号