EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

510RCB156M250BAG

Description
CMOS Output Clock Oscillator, 156.25MHz Nom,
CategoryPassive components    oscillator   
File Size423KB,31 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

510RCB156M250BAG Overview

CMOS Output Clock Oscillator, 156.25MHz Nom,

510RCB156M250BAG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1541957626
Reach Compliance Codeunknown
Other featuresENABLE/DISABLE FUNCTION; TRAY
maximum descent time1.2 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size5.0mm x 3.2mm x 1.28mm
longest rise time1.2 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry52/48 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
TI Sitara AM335x system configuration pin tool PINMUX
[size=4] When developers develop application processors like AM335x that have so many pins, just configuring the various pins is a big challenge. TI also understands developers very well, so it provid...
IC爬虫 DSP and ARM Processors
How do I know which MIBs are implemented on a switch?
RT, is there any tool to check which MIBs the switch has implemented? Thank you...
fgfgfg Embedded System
Huawei's Large-Scale Logic Design Guidelines
Huawei Large-Scale Logic Design Guide! Shared with everyone, welcome to download....
eeleader FPGA/CPLD
Resistor series capacitor filtering
Can a 75 ohm resistor in series with an 850PF 500V capacitor filter out a short-term 5000V interference wave? If so, how long is this "short time"?...
d3060201337 Analog electronics
MSP430F147 MCU soft core usage
In June 2013, I became interested in using FPGA to verify CPU models. I first came into contact with FPGA in 2010. At that time, I had just learned how to use 51 single-chip microcomputers. In the pro...
Tiy FPGA/CPLD
The impact of operational amplifier input offset voltage on input signal
I recently made a uV DC weak signal amplifier circuit. The input signal is smaller than the offset voltage of the op amp. The amplification factor is 100, but the result from the op amp is not what I ...
lclhitwh Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1560  2616  767  226  2138  32  53  16  5  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号