EEWORLDEEWORLDEEWORLD

Part Number

Search

530GB126M000BG

Description
CMOS Output Clock Oscillator, 126MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530GB126M000BG Overview

CMOS Output Clock Oscillator, 126MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530GB126M000BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency126 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
zstack's clock
Using cc2530, timer2 is a mac timer. Some information says the period is 320us. But I don't understand the operation of the function osalTimeUpdate() tmp = (ticks320us * 8) + remUsTicks; and the funct...
turtle RF/Wirelessly
The difficulty of doing logic lies in system structure design and simulation verification
When I first joined the company, my boss told me that the difficulty of doing logic is not in the design of RTL-level code, but in the design of system structure and simulation verification. At presen...
eeleader FPGA/CPLD
How to analyze the following assembly language program
STACK SEGMENT STACK DB 1024 DUP(0) STACK ENDS DATA SEGMENT TABF DW 262,350,352,350,441,393,350,393,441 DW 350,352,441,525,589,588,589,525,441 DW 440,350,393,350,393,441,350,293,294,262 DW 350,589,525,...
snpty Embedded System
Dear experts, why can't I view the peripherals connected to the FPGA side by address in DS-5? ?
[i=s]This post was last edited by yesea on 2017-3-24 11:55[/i] Dear experts, the development board I am using now is helio, which only runs a simple preloader, and even uboot does not run. Then I wrot...
yesea FPGA/CPLD
//---------How does TCPMP specify which frame to start playing and which frame to stop playing--------
How does TCPMP specify which frame to start playing and which frame to stop playing. In my project, the video file used is in AVI format. I plan to use TCPMP to accurately locate the start frame and e...
nuaajiang Embedded System
I made a USB to serial port using pl2303, but the computer can't detect it.
I made a USB to serial port with pl2303, but the computer can't detect it. Only when I connect the multimeter to pin 17 and ground, the computer can detect it. I have been looking for several days, pl...
phlelp Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1728  1311  2159  2680  615  35  27  44  54  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号