MR071A472DAR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> MR071A472DAR

MR071A472DAR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 0.01% +Tol, 0.01% -Tol, C0G, 30ppm/Cel TC, 0.0047uF, Through Hole Mount, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size131KB，6 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

MR071A472DAR Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 0.01% +Tol, 0.01% -Tol, C0G, 30ppm/Cel TC, 0.0047uF, Through Hole Mount, CHIP, ROHS COMPLIANT

MR071A472DAR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1579696656
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0047 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	0.01%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	AMMO PACK; BULK
positive tolerance	0.01%
Rated (DC) voltage (URdc)	100 V
surface mount	NO
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal shape	WIRE

Preview

Download Datasheet

View All

Radial Leads/Ceralam

GENERAL INFORMATION

Dimensions: Millimeters (Inches)

AVX MR Series

Molded Radial Leaded MLC

Temperature Coefficients:

C0G (NP0), X7R, Z5U

50, 100, 200 Volts

Case Material:

Molded Epoxy

Lead Material:

Solderable

1.14 (.045)

Max.

31.7 (1.25)

Min.

L.D.

31.7 (1.25)

Min.

L.S.

Style MR05

L.D.

L.S.

Styles MR04, MR06,

MR07, MR08

HOW TO ORDER

MR05

AVX Style

MR04

MR05

MR06

MR07

MR08

Voltage

5 = 50V

1 = 100V

2 = 200V

Dielectric

A = C0G (NP0)

C = X7R

E = Z5U

561

Capacitance

First two digits are the significant

figures of capacitance. Third digit

indicates the additional number

of zeros. For example, order

100,000 pF as 104. (For values

below 10pF use “R” in place of

decimal point, e.g., 1R4 = 1.4pF.)

Capacitance

Tolerance

C0G (NP0):

D = ±.5pF

(>10pF only)

F = ±1%

(>50pF only)

G = ±2%

(>25pF only)

J = ±5%

K = ±10%

X7R:

J = ±5%

K = ±10%

M = ±20%

Z5U:

M = ±20%

Z = +80%

-20%

Failure Rate

A = Not Applicable

Leads

A = Standard

Solderable

= Trimmed Leads

.230" ± .030"

R = RoHS available

in August 2006

Trimmed lead length for the MR05 style will be measured from the bend in the lead (seating plane).

MARKING

Marking is as size permits.

(For code identification, see HOW TO ORDER section.)

— AVX

— Capacitance Tolerance

— Voltage Rating

— Temperature Coefficient

— Date Code

— Lot Code

PACKAGING REQUIREMENTS

Bulk Packaging:

1000 pcs. per sealed package except

MR07/MR08 (300 pcs.).

Tape and Reel:

Available on MR04, MR05, and MR06

only (2500 pcs./reel).

Ammo Packaging:

Available on special request.

Recommended Resources

remote control amplifier

Monitor Negative Supply Circuit Diagram

Power supply automatic conversion circuit diagram

Temperature frequency converter circuit diagram

Ringing switching power supply power expansion method

Basic Boost single-stage isolated PFC converter

Wince RAS dial-up property settings: I created a cmnet in Wince for GPRS dial-up connection, but the default dial-up location in the connection properties is "Work", which will cause an extra "9" to appear before the dial-up number, turn...; lsbhjl Embedded System

The data read out by the sdram controller written by a privileged classmate are all FF?: I'm using an sdram controller written by a privileged classmate recently, but the data read out of the serial port is all FF. I don't know where the error is? Friends who have never used it to debug i...; baoluo8663 FPGA/CPLD

Problems with the use of lstAdd!: SESSION_POS_S *pTestpos1, *pTestpos2, *pTestpos3, *pPos; LIST *pMyList = NULL; int NodeIndex = 0; DPRINT("-------- lstAdd test-------"); pMyList == (LIST*)pro_malloc(sizeof(LIST)); lstInit((LIST*)pMyL...; glj1001 Embedded System

I forgot again, do the pull-up and pull-down resistors still work in the output state?: I forgot again, does the pull-up and pull-down resistors still work in the output state? If the IO port is set as output and the pull-up and pull-down resistors are enabled, does it work?...; wangfuchong Microcontroller MCU

Experts, please help me look at this program: #includereg51.h // Header file containing 51 MCU register definitions unsigned char code Tab[ ]={0xc0,0xf9,0xa4,0xb0,0x99,0x92,0x82,0xf8,0x80,0x90}; // Segment code of numbers 0~9 unsigned char int_ti...; 飞利浦 51mcu

Verilog HDL signal types are inconsistent: module main ( ....); wire clk1MHz; // Generate 1MHz clock waveform // Input is 20MHz clock clock_divider instT1MHz ( .rst_n(rst_n), .clk_in(clk), .clk_out(clk1MHz)); endmodule ////////////////////////...; anstxfw FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components