EEWORLDEEWORLDEEWORLD

Part Number

Search

CY22381SXI-RBIT

Description
200 MHz, OTHER CLOCK GENERATOR, PDSO8
Categorysemiconductor    The embedded processor and controller   
File Size141KB,8 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY22381SXI-RBIT Overview

200 MHz, OTHER CLOCK GENERATOR, PDSO8

CY22381SXI-RBIT Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals8
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.46 V
Minimum supply/operating voltage3.14 V
Rated supply voltage3.3 V
Processing package description0.150 INCH, LEAD FREE, SOIC-8
stateACTIVE
packaging shapeRECTANGULAR
Package SizeSMALL OUTLINE
surface mountYes
Terminal formGULL WING
Terminal spacing1.27 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
Microprocessor typeOTHER CLOCK GENERATOR
Maximum FCLK output frequency200 MHz
Rated master clock crystal frequency166 mHz
CY22381
Three-PLL General Purpose FLASH
Programmable Clock Generator
Features
• Three integrated phase-locked loops
• Ultra-wide divide counters (eight-bit Q, eleven-bit P, and
seven-bit post divide)
• Improved linear crystal load capacitors
• Flash programmability
• Field programmability
• Low-jitter, high-accuracy outputs
• Power-management options (Shutdown, OE, Suspend)
• Configurable crystal drive strength
• Frequency select option via external LVTTL Input
• 3.3V operation
• Eight-pin SOIC package
• CyClocks RT™ support
• Non-volatile programming enables easy customi-
zation, ultra-fast turnaround, performance tweaking,
design timing margin testing, inventory control, lower
part count, and more secure product supply. Can also
be programmed multiple times which reduces
programming errors and provides an easy upgrade
path for existing designs
• In-house programming of samples and prototype
quantities is available using the CY3672 FTG devel-
opment Kit. Production quantities are available through
Cypress’s value-added distribution partners or by
using third party programmers from BP Microsystems,
HiLo Systems, and others.
• Performance suitable for high-end multimedia, commu-
nications, industrial, A/D converters, and consumer
applications
• Supports numerous low-power application schemes
and reduces EMI by allowing unused outputs to be
turned off
• Adjust crystal drive strength for compatibility with
virtually all crystals
• External frequency select option for PLL1, CLKA, and
CLKB
• Industry standard supply voltage
• Industry standard packaging saves on board space
• Easy-to-use software support for design entry
Benefits
• Generates up to three unique frequencies on three
outputs up to 200 MHz from an external source.
Functional upgrade for current CY2081 family.
• Allows for 0 ppm frequency generation and frequency
conversion under the most demanding applications
• Improves frequency accuracy over temperature, age,
process, and initial offset
Logic Block Diagram
XTALIN
XTALOUT
OSC.
PLL1
CONFIGURATION
FLASH
11-BIT P
8-BIT Q
4×3
Crosspoint
Switch
Divider
7-BIT
CLKC
PLL2
SHUTDOWN/OE
FS/SUSPEND
11-BIT P
8-BIT Q
Divider
7-BIT
CLKB
PLL3
11-BIT P
8-BIT Q
Divider
7-BIT
CLKA
Cypress Semiconductor Corporation
Document #: 38-07012 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 13, 2004
[FPGA Open Source Tutorial Series] Chapter 11 Serial Port Transmitter Module Design and Verification
[align=center][color=#000][size=15px][b][size=6]Serial port sending module design and verification [/size][/b][/size][/color][/align][align=center][color=#000][size=15px][b][size=6] [/size][/b][/size]...
芯航线跑堂 FPGA/CPLD
Will there be any problems if the 12V power supply is used to power two LM2596s at the same time?
I am a newbie and I don't know much about power supply. I want to get 5V and 3.3V by reducing 12V. I have tried to use 117 before, but the solution does not work and can only output 3.3V. Now I have t...
bule Analog electronics
A Problem in VC Program Transplantation
I ported a program written in VC to WinCE. I used a CHtmlView class, but it is not supported in WinCE. What should I do?...
zoling Embedded System
Sharing videos on learning C language, friends who need it can collect it!
The author is here to share with you a C language learning video. Friends who need it can watch it. I hope it can help you! Cloud disk download link: [url]http://pan.baidu.com/s/1mh8HJHQ[/url] Passwor...
深入细化 TI Technology Forum
Why does this error always occur in the joint simulation of Xilinx 12.4 and modelsim?
I want to ask for an answer. Why does the co-simulation of Xilinx 12.4 and modelsim always have such errors? I changed the modelsim version from 10.1 to 10.4 but it still doesn't work. Does anyone kno...
Luuu0324 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1762  64  563  345  1258  36  2  12  7  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号