530FA219M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FA219M000DGR

530FA219M000DGR: DescriptionLVDS Output Clock Oscillator, 219MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA219M000DGR Overview

LVDS Output Clock Oscillator, 219MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA219M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	219 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Timing circuit a composed of CMOS 555 (ICM7555)

Circuit diagram of excessive speed warning device

T68 horizontal boring machine electrical schematic circuit (3)

Parallel application circuit diagram of multiple LM396

Computer RS-23Z serial interface current loop circuit

Constant voltage source with load current up to 5A

USB Camera: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 20:02 [/i] Looking for typical complete circuit information of USB camera...; zcgzanne Mobile and portable

Supports STM8S full series simulation, EP868 further enhances support for ST: Currently, it is the only tool in the world that can support both online simulation and offline programming of STM8S.It has a unique "chip resurrection" function. If the chip is locked due to misopera...; hoyden stm32/stm8

[Data Sharing] All experimental routines of PGA development board, download if needed: [i=s]This post was last edited by tao282515641 on 2014-1-10 14:26[/i] I would like to share all the experimental routines of the FPGA development board. You can refer to them if you need them....; tao282515641 FPGA/CPLD

Network matching problem!!!: Hello, I have a set of products, the frequency is 433M, the power is 28dB, the network matching is 50Ω, and the radiation effect is not very good. I don't know which expert can solve it. You can consi...; ghhhiii Automotive Electronics

Received the bag from NI, very good: I received a bag from NI today, it is very good, I like it.A close-up of the logo, I am excitedI also received a SersorTile board...; lyzhangxiang Test/Measurement

Urgent request for graduation project: Multi-waveform signal generator: Requirements for the graduation project of a multi-waveform signal generator: 1. Achieve at least three waves, sine wave, square wave, triangle wave, preferably 5 waveforms. 2. Adjustable frequency an...; luboy Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components