EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-1015CDI

Description
LVDS Output Clock Oscillator, 156.25MHz Nom
CategoryPassive components    oscillator   
File Size163KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N4Q001KG-1015CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-1015CDI - - View Buy Now

8N4Q001KG-1015CDI Overview

LVDS Output Clock Oscillator, 156.25MHz Nom

8N4Q001KG-1015CDI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035331402
Reach Compliance Codecompliant
YTEOL6.65
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; SELECTABLE O/P FREQUENCIES; TRAY
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
【Hi3516A_V100R001C01SPC050】hi3516a latest sdk 05 version download
[size=4]The following is the latest SDK of hi3516a shared with you, welcome friends in need to download; Hi3516A V100R001C01SPC050.rar After replying, you can see the password download address of the ...
37°男人 DSP and ARM Processors
There are still sixty or seventy days before the national competition starts. How should we prepare for the competition?
[i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i]...
莫妮卡 Electronics Design Contest
Level 2 PC Technician-FIELD ENGINEER
[align=left][color=rgb(51, 51, 51)][font="][size=14px]A PC Technician installs, maintains, and upgrades hardware and software of an entire organization's computer systems. The individual, moreover, al...
rcreddy TI Technology Forum
51What level of learning is suitable for learning ARM?
I want to learn ARM recently and move to a higher level. The ultimate goal is to learn embedded systems, but I don’t know if I am suitable for learning ARM at my current level. I have mastered all the...
jiyu29009 ARM Technology
Basic skills that PCB design engineers must have
Are you just starting to design PCBs? Do you feel that your PCB design foundation is a little weak? Well, take a look at these articles, they will surely help you lay a solid foundation in basic skill...
tiankai001 Download Centre
VHDL or Verilog
HDL? This is the most common question for beginners. In fact, the difference between the two languages is not big, and their description capabilities are similar. After mastering one of the languages,...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2229  2579  2291  1536  1859  45  52  47  31  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号