MPC8544EVTALFA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> MPC8544EVTALFA

MPC8544EVTALFA: Descriptionmicroprocessors - mpu pq38k 8544e; Categorysemiconductor Other integrated circuit (IC); File Size1MB，117 Pages; ManufacturerFREESCALE (NXP); Environmental Compliance

Download Datasheet View All

MPC8544EVTALFA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MPC8544EVTALFA	-	-	View	Buy Now

MPC8544EVTALFA Overview

microprocessors - mpu pq38k 8544e

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8544EEC

Rev. 8, 09/2015

MPC8544E PowerQUICC III

Integrated Processor

Hardware Specifications

MPC8544E Overview

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

Contents

MPC8544E Overview . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 8

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 13

Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 16

DDR and DDR2 SDRAM . . . . . . . . . . . . . . . . . . . . . 16

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Enhanced Three-Speed Ethernet (eTSEC),

MII Management 23

Ethernet Management Interface Electrical

Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42

Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Programmable Interrupt Controller . . . . . . . . . . . . . 55

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

PCI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 63

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 81

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96

System Design Information . . . . . . . . . . . . . . . . . . 105

Device Nomenclature . . . . . . . . . . . . . . . . . . . . . . . 114

Document Revision History . . . . . . . . . . . . . . . . . . 116

This section provides a high-level overview of MPC8544E

features.

Figure 1

shows the major functional units within

the device.

1.1

Key Features

The following list provides an overview of the device feature

set:

• High-performance, 32-bit core enhanced by

resources for embedded cores defined by the Power

ISA, and built on Power Architecture® technology:

— 32-Kbyte L1 instruction cache and 32-Kbyte L1

data cache with parity protection. Caches can be

locked entirely or on a per-line basis, with

separate locking for instructions and data.

— Signal-processing engine (SPE) APU (auxiliary

processing unit). Provides an extensive

instruction set for vector (64-bit) integer and

fractional operations. These instructions use both

the upper and lower words of the 64-bit GPRs as

they are defined by the SPE APU.

Freescale reserves the right to change the detail specifications as may be required

to permit improvements in the design of its products.

MPC8544E Overview

— Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)

floating-point instructions that use the 64-bit GPRs.

— 36-bit real addressing

— Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set

for single-precision (32-bit) floating-point instructions.

— Memory management unit (MMU). Especially designed for embedded applications. Supports

4-Kbyte–4-Gbyte page sizes.

— Enhanced hardware and software debug support

— Performance monitor facility that is similar to, but separate from, the device performance

monitor

The e500 defines features that are not implemented on this device. It also generally defines some features

that this device implements more specifically. An understanding of these differences can be critical to

ensure proper operations.

• 256-Kbyte L2 cache/SRAM

— Flexible configuration

— Full ECC support on 64-bit boundary in both cache and SRAM modes

— Cache mode supports instruction caching, data caching, or both.

— External masters can force data to be allocated into the cache through programmed memory

ranges or special transaction types (stashing).

– 1, 2, or 4 ways can be configured for stashing only.

— Eight-way set-associative cache organization (32-byte cache lines)

— Supports locking entire cache or selected lines. Individual line locks are set and cleared through

Book E instructions or by externally mastered transactions.

— Global locking and flash clearing done through writes to L2 configuration registers

— Instruction and data locks can be flash cleared separately.

— SRAM features include the following:

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transaction accesses for

smaller-than-cache-line accesses.

• Address translation and mapping unit (ATMU)

— Eight local access windows define mapping within local 36-bit address space.

— Inbound and outbound ATMUs map to larger external address spaces.

– Three inbound windows plus a configuration window on PCI and PCI Express

– Four outbound windows plus default translation for PCI and PCI Express

• DDR/DDR2 memory controller

— Programmable timing supporting DDR and DDR2 SDRAM

— 64-bit data interface

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

Recommended Resources

5G14 current expansion circuit

Using bidirectional thyristor to control temperature circuit diagram

Jinniu charger circuit

audio noise generator circuit

845ddr computer motherboard circuit diagram_24

Computer motherboard circuit diagram 810 4_12

nrf24l01: Why does the wireless 24l01 not work well when used with a motor? Please help me...; Ranchotang RF/Wirelessly

Smart desk lamp: Smart desk lamp...; tonytong DIY/Open Source Hardware

Component Selection Strategy for Software Radio Architecture Design: When choosing an ASIC, FPGA, or DSP, designers should consider five important selection criteria: programmability, integration, development cycle, performance, and power. Any of the above criteria wil...; bwandmff FPGA/CPLD

Damn Google Pinyin: When someone else's machine typed Google Pinyin into sdf, it came out as "water and electricity fee" On my machine, Google Pinyin sdf came out as "Songdao Feng" :L...; richiefang Talking

The vulnerability of PLC output circuit hardware interlock and its terrible consequences: In the main circuit of the forward and reverse control of the asynchronous motor, if the main contacts of the two contactors are closed at the same time, it will cause an accident of short circuit bet...; eeleader Industrial Control Electronics

Mosquito helicopter: You must have never seen this kind of helicopter. Isn't it beyond your imagination? , helicopters can be designed like this. It can be said that our designer's design insights are very unique, and he ...; xyh_521 Creative Market

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components