71V3559S80BQI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 71V3559S80BQI

71V3559S80BQI: Descriptionsram 256k X 18 3.3V I/O zbt FT; Categorysemiconductor Other integrated circuit (IC); File Size301KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

71V3559S80BQI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71V3559S80BQI	-	-	View	Buy Now

71V3559S80BQI Overview

sram 256k X 18 3.3V I/O zbt FT

Preview

Download Datasheet

View All

◆

Features

128K x 36, 256K x 18,

3.3V Synchronous ZBT™ SRAMs

3.3V I/O, Burst Counter,

Flow-Through Outputs

IDT71V3557S

IDT71V3559S

IDT71V3557SA

IDT71V3559SA

Description

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 100 MHz

(7.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates

the need to control

Single R/W (READ/WRITE) control pin

4-word burst capability (Interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V (±5%) I/O Supply (V

DDQ

)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array (fBGA)

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are

designed to eliminate dead bus cycles when turning the bus around

between reads and writes, or writes and reads. Thus they have been

given the name ZBT

, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and on the next clock cycle the associated data cycle occurs, be

it read or write.

The IDT71V3557/59 contain address, data-in and control signal

registers. The outputs are flow-through (no output data register). Output

enable is the only asynchronous signal and can be used to disable the

outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3557/59

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three is not asserted

when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will

be completed. The data bus will tri-state one cycle after chip is de-

selected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst

mode, the IDT71V3557/59 can provide four cycles of data for a single

address presented to the SRAM. The order of the burst sequence is

defined by the

LBO

input pin. The

LBO

pin selects between linear and

interleaved burst sequence. The ADV/LD signal is used to load a new

external address (ADV/LD = LOW) or increment the internal burst counter

(ADV/LD = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5282 tbl 01

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

FEBRUARY 2009

DSC-5282/09

Recommended Resources

KA2184 (TV and VCR) remote control receiving preamplifier circuit - typical application circuit

FM optical transmitter with a center frequency of 50kHz

AD22103 type temperature sensor circuit

Bidirectional thyristor drive circuit diagram

Negative voltage to positive voltage conversion circuit diagram 2

Transistor ionization alarm circuit

How to realize the laptop output to control the stepper motor rotation?: I am currently working on automatic weld tracking. The weld deviation processed by the computer in real time needs to be output to the stepper motor, so that it drives the cross slide to eliminate the...; 迷惑的 Embedded System

The evolution of the world's famous car brand logo - Alfa Romeo: People are used to this, contacting and understanding various things, and then thinking that they are like this, and are unwilling to ask more questions. For this reason, when we browse various car pi...; 1ying Automotive Electronics

Matlab Lesson 5 - Algebraic Operations on Symbolic Variables!: Addition, subtraction, multiplication and division! Haha, algebraic operations!...; gaoxiao Microcontroller MCU

I beg you to give me some advice! Thank you!: I'm here to ask for my girlfriend. She will graduate in June this year, majoring in electronic information science and technology, from an inconspicuous second-tier university. Her grades are good, sh...; libobozyy Talking about work

[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 37 Wireless Communication Experiment: [align=center][b][font=宋体]Chapter 37[/font] [font=宋体]Wireless Communication Experiment[/font][/b] [/align][align=left]The ALIENTKE STM32 development board has a 2.4G wireless module (NRF24L01 module) ...; 正点原子 stm32/stm8

DXs, TCPMP has another problem. . Regarding the set parameters of the player node. .: myplayer->Set(myplayer,PLAYER_PLAY,1,sizeof(int)); This error: F:\GPS Project\Software\GPS(09.03.13)\MusicDlg.cpp(264) : error C2664: 'int (void *,int,const void *,int)' : cannot convert parameter 3 f...; adingx Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components