6.3RGV0.1MKC8X10.5 datasheet, PDF

6.3RGV0.1MKC8X10.5: DescriptionCAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 6.3V, 0.1uF, THROUGH HOLE MOUNT; CategoryPassive components capacitor; File Size771KB，4 Pages; Manufacturerrubycon; Websitehttp://www.rubycon.co.jp/cn/; Environmental Compliance

Download Datasheet Parametric View All

6.3RGV0.1MKC8X10.5 Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 6.3V, 0.1uF, THROUGH HOLE MOUNT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1616759793
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.1 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
JESD-609 code	e3
Manufacturer's serial number	SGV
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Package shape	CYLINDRICAL PACKAGE
method of packing	TR
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	6.3 V
surface mount	NO
Terminal surface	Tin (Sn)
Terminal shape	WIRE

When two coordinators are connected to a network at the same time, how do terminal nodes choose which local area network to connect to?: When two coordinators are connected to the network at the same time, how do terminal nodes choose which local area network to connect to? Can terminal nodes be connected to the network formed by a cer...; 极乐苦竹 RF/Wirelessly

What software do you use to simulate PIC chips?: I am currently using PROTEUS but recently I want to use PIC16F1503, but there is no such component in PROTEUS. Does anyone have better simulation software or where to find the PROTEUS component librar...; hillhero789 Microchip MCU

Getting Started with ARM and Embedded Linux: Since many people always ask this question, here is a summary document for your reference. It must be explained here that the following steps are all for Linux systems, not WinCE. You may notice that ...; 269152492 Embedded System

Discussion: Should I use rising edge or falling edge to trigger registers in FPGA design?: I often do FPGA design and I am used to using rising edge triggering. But I have never considered whether there is a difference between using rising edge triggering registers or falling edge triggerin...; eeleader FPGA/CPLD

k60: I want the circuit diagram of the Youlian K60 development board. I have the circuit board but the information is gone....; 13938926987 MCU

Question: Regarding file operations: handle= CreateFile(); //Open a file specified in the path point= SetFilePointer(); //point is the pointer to the head of the file point= point+5; byte* a=point; Does a now point to the 5th byte of the...; zjiulong Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components