EMCL23J2H-127.000MTR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> EMCL23J2H-127.000MTR

EMCL23J2H-127.000MTR: DescriptionCRYSTAL OSCILLATOR, CLOCK, 127MHz, LVPECL OUTPUT, ROHS COMPLIANT, PLASTIC, SMD, 6 PIN; CategoryPassive components oscillator; File Size101KB，2 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com; Environmental Compliance

Download Datasheet Parametric View All

EMCL23J2H-127.000MTR Overview

CRYSTAL OSCILLATOR, CLOCK, 127MHz, LVPECL OUTPUT, ROHS COMPLIANT, PLASTIC, SMD, 6 PIN

EMCL23J2H-127.000MTR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1265381385
Reach Compliance Code	compliant
Other features	OUTPUT ENABLE FUNCTION; COMPLEMENTARY OUTPUT; TAPE AND REEL
maximum descent time	0.3 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Nominal operating frequency	127 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Output load	50 OHM
physical size	5.0mm x 3.2mm x 0.75mm
longest rise time	0.3 ns
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

Preview

Download Datasheet

View All

EMCL23

Series

• MEMS Clock Oscillators

• LVPECL Output

• +3.3V Supply Voltage

• Complementary Output

• Output Enable and Standby Options

• 6 Pad Plastic SMD Package

• 30,000 G Shock Resistance

• RoHS Compliant (Pb-free)

EMCL23

0.75

5.0

3.2

OSCILLATOR

ELECTRICAL SPECIFICATIONS

Nominal Frequency (MHz)

Some frequencies within this range may

not be available

Operating Temperature Range

Storage Temperature Range

Supply Voltage (V

)

Input Current

Excluding Load Termination Current

Frequency Tolerance / Stability

Inclusive of All Conditions: Calibration Tolerance at 25°C, Fre-

Some tolerance stability options

quency Stability over the Operating Temperature Range, Supply

may not be available

Voltage Change, Output Load Change, 1st Year Aging at 25°C,

Reflow, Shock, and Vibration

Output Voltage Logic High (V

)

Output Voltage Logic Low (V

)

Rise Time / Fall Time

20% to 80% of waveform

Duty Cycle

at 50% of waveform

Load Drive Capability

Logic Control / Additional Output

Output Control Input Voltage

of 70% of V

Minimum

No Connection

of 30% of V

Maximum

Without Load

First Year at 25°C

Deterministic

Random

RMS

pk-pk

1.000MHz to 100.000MHz

100.001MHz to 156.250MHz

156.251MHz to 220.000MHz

1.000MHz to 100.000MHz

100.001MHz to 156.250MHz

156.251MHz to 220.000MHz

1.000MHz to 100.000MHz

100.001MHz to 156.250MHz

156.251MHz to 220.000MHz

SERIES

PACKAGE

VOLTAGE

1.000MHz to 220.000MHz

0°C to +70°C, -20°C to +70°C, or -40°C to +85°C

-55°C to +125°C

3.3V

±0.3V

80mA Maximum

±100ppm, ±50ppm, ±25ppm, or

±20ppm Maximum

Output Enable Current

Standby Current

Aging

Start Up Time

Period Jitter

RMS Phase Jitter (Random)

Fj=637kHz to 10MHz

RMS Phase Jitter (Random)

Fj=1MHz to 20MHz

RMS Phase Jitter (Random)

Fj=1.875MHz to 20MHz

2.35V

Typical, V

-1.025V

Minimum

1.6V

Typical, V

-1.62V

Maximum

150pSec Typical, 300pSec Maximum

50 ±5(%)

50 Ohms into V

-2.0V

Output Enable (OE) and Complementary Output,

or Standby (ST) and Complementary Output

Enables Outputs

Disables Outputs: High Impedance

75mA Maximum (OE)

30µA Maximum (ST)

±1ppm Maximum

10 mSeconds Maximum

0.2pSec Typical

2.0pSec Typical

1.5pSec Typical, 3.0pSec Maximum

20pSec Typical, 25pSec Maximum

1.7pSec Typical

1.6pSec Typical

1.4pSec Typical

1.0pSec Typical

0.7pSec Typical

1.1pSec Typical

0.5pSec Typical

0.4pSec Typical

CLASS

REV

DATE

MANUFACTURER

Recommended Resources

VH5162 Holiday Lights ASIC

Fixed bias amplifier circuit

Light signal alarm circuit 01

TTL compatible Schmitt trigger

Photodiode circuit used in movie projectors

Voice filter circuit using LM387

FPGA Experimental Development Board: ALTERA FPGA is one of the largest programmable logic device suppliers among more than a dozen companies producing CPLD/FPGA in the world. Its FPGA products include: FLEX6000/8000/10K, APEX20K, ACEX1K,...; rain MCU

Questions about bandwidth: A project requires the input signal to have a bandwidth of 1.3 GHZ. How should I understand this? Is it the difference between the highest frequency and the lowest frequency? If the lowest frequency i...; hugjil Analog electronics

TI Power Design Tips 10: [align=left][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans-serif][color=#333333]Welcome to Power Tips! With today's emphasis on more efficient and lower cost power...; trevor Analogue and Mixed Signal

Principles and Applications of FPGA and Specialized DSP: [size=4]An FIR filter (Figure 1) stores a series of n data elements, each delayed by one additional cycle. Typically, these data elements are called branches. Each branch is multiplied by a coefficien...; Aguilera DSP and ARM Processors

am3517 bitbake file system: Hello everyone! I am developing for TI am3517. I encountered some problems when I used the file system information provided by TI to create my own file system. I followed the official documentation st...; 无证程序员 DSP and ARM Processors

Is there anyone doing WINCE development in Tianjin?: Is there anyone doing WINCE development in Tianjin?...; clio4177 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components