EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0167CDI

Description
LVDS Output Clock Oscillator, 98MHz Nom
CategoryPassive components    oscillator   
File Size163KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N4Q001EG-0167CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0167CDI - - View Buy Now

8N4Q001EG-0167CDI Overview

LVDS Output Clock Oscillator, 98MHz Nom

8N4Q001EG-0167CDI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035231397
Reach Compliance Codecompliant
YTEOL6.65
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; SELECTABLE O/P FREQUENCIES; TRAY
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency98 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
VC6.0 Question
My VC interface is so messy, the workspace and the .cpp on the right are floating on top. Double-clicking maximizes it. How can I restore it to the previous state, where it is embedded?...
longxtianya Talking
Audi Multimedia Interaction and CAN Technology
Audi 's MMI system is the Windows in the car operating system. Traditional cars use a variety of buttons to control the use of various functions. The MMI system is used just like using Windows or a mo...
frozenviolet Automotive Electronics
Help, digital input and output program written in VHDL
I am doing a course design and one of the modules I wrote has a program that always makes mistakes. I have modified it many times but it still cannot be used. The function of this module is like the i...
jklmn FPGA/CPLD
How to connect the F280x series to the 24-bit SSI absolute encoder interface
I posted this on the TI forum, and would like to ask experts here. I want to use F2803x or F2806x to make a motor control board. The motor encoder uses 24-bit SSI absolute value Gray encoding. Which p...
elkite Microcontroller MCU
How to implement high-speed data storage in SQLCE database
I'm busy with a project recently and time is running out. I'm facing a serious problem. The details are as follows: I used EVC.0 to write a program to save the collected data in the SQLCE database of ...
123654 Embedded System
Digital Tube Snake Experience
After hard work, I finally completed the "very challenging task" assigned by senior Wang Jiang - realizing the snake with a digital tube. At first I thought it was very simple, because the module of t...
zzbeagle Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2838  2841  2757  2543  2821  58  56  52  57  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号