EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-1020CDI

Description
LVDS Output Clock Oscillator, 106.25MHz Nom
CategoryPassive components    oscillator   
File Size163KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N4Q001KG-1020CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-1020CDI - - View Buy Now

8N4Q001KG-1020CDI Overview

LVDS Output Clock Oscillator, 106.25MHz Nom

8N4Q001KG-1020CDI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035214580
Reach Compliance Codecompliant
YTEOL6.65
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; SELECTABLE O/P FREQUENCIES; TRAY
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency106.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Diansheng Landa launches new large-capacity variable power supply
Densei Landa Corporation has added a new 2U 3.3W model 36 to its Genesys series of small, large-capacity CVCC variable power supplies, the world's first, and has begun to launch it on the market.Varia...
zbz0529 Power technology
A wonderful discovery by chance - quotes from a Linux fanatic
Absolutely wonderful, share with everyone! "I haven't used Windows to work for half a year. Linux has completed all my work efficiently. GNU/Linux is not what everyone wants to use. If you only need t...
dc0556 Analog electronics
Surprisingly found: the operating system does not accept the newly created folder named AUX!!! You may want to try to create a new folder named AUX on your computer to see if it works? I don't know why, I'll research and give you an answer if you are interested.
Surprisingly found: the operating system does not accept the newly created folder named AUX!!! You may want to try to create a new folder named AUX on your computer to see if it works? I don't know wh...
shanjian13 Embedded System
fft_uboot compilation configuration
I recently made uboot, and there is no problem with make all. But after make distclean, make at91rm9200dk_config is invalid? The compilation also fails. Tip: rm: cannot delete 'asm': is it a directory...
daoke4587 Embedded System
Recruiting programmers:
Recruiting programmers: For specific requirements, please see: www.chinadacs.cn...
PLAYFPGA Embedded System
Altera Bytebaster datasheet
Altera dedicated FPGA download line...
kg_tgm FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 531  2523  843  1255  480  11  51  17  26  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号