EEWORLDEEWORLDEEWORLD

Part Number

Search

510ABA72M0000AAGR

Description
Oscillator, 0.1MHz Min, 250MHz Max, 72MHz Nom,
CategoryPassive components    oscillator   
File Size233KB,26 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

510ABA72M0000AAGR Overview

Oscillator, 0.1MHz Min, 250MHz Max, 72MHz Nom,

510ABA72M0000AAGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid114185302
Reach Compliance Codeunknown
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency250 MHz
Minimum operating frequency0.1 MHz
Nominal operating frequency72 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
Certification statusNot Qualified
Maximum slew rate43 mA
Nominal supply voltage3.3 V
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.1 1/13
Copyright © 2013 by Silicon Laboratories
Si510/511
EEWORLD University Hall----High Reliability FPGA—Made by Microsemi
High reliability FPGA—made by Microsemi : https://training.eeworld.com.cn/course/535...
DreamerJane MCU
CE5.0 debug version NK compilation error!
I have never used the DEBUG version of NK. Today, after compiling, an error occurred: kitl.lib(ethdbg.obj) : error LNK2001: unresolved external symbol dpCurSettings. This error occurred when compiling...
dm29769671 Embedded System
2009 The saddest year
iSuppli, a market research organization, released a preliminary statistical report on the top 20 semiconductor manufacturers in the world in 2009. Although the entire industry is gloomy, only one of t...
西点 FPGA/CPLD
Questions about the 2x in-phase proportional operational amplifier composed of OPA380
As shown in the figure, there are two questions: 1. Why is the amplitude-frequency gain in the Bode plot not 6dB, but slightly greater than 6dB (6.02dB, as shown in the blue box in the figure)? Is it ...
xiaxingxing Analog electronics
Increase performance in imaging applications by integrating DSP functions in FPGAs
This article describes the development of an embedded system for a small, high-performance, ultra-low-cost camera. Initially, a digital signal processor, several ASSPs, and external memory were used. ...
lorant FPGA/CPLD
Upload an ST-LINK firmware update software
I found it online. My ST-LINK was very old. The new version of MDK said that my firmware was old. I found this on the Internet. It is now old. I can use ST-LINK under MDK4.6. I dare not keep it to mys...
ddllxxrr stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1872  2679  1573  2045  2868  38  54  32  42  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号