Features .......................................................................................................................................................................................1
Ordering Information .....................................................................................................................................................................2
Dimensions and Patterns ― 3.2 x 2.5 mm .................................................................................................................................14
Dimensions and Patterns ― 5.0 x 3.2 mm .................................................................................................................................14
Dimensions and Patterns ― 7.0 x 5.0 mm .................................................................................................................................15
Additional Information .................................................................................................................................................................16
Revision History ..........................................................................................................................................................................17
Rev 1.07
Page 3 of 17
www.sitime.com
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Electrical Characteristics
Table 2. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220.000001
-15
-25
-35
-50
Operating Temperature Range
T_use
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Pull Range
Upper Control Voltage
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Bandwidth
Pull Range Linearity
Frequency Change Polarity
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Start-up Time
OE Enable/Disable Time
PR
VC_U
VC_L
VC_z
V_c
Lin
–
VIH
VIL
Z_in
DC
T_start
T_oe
70%
–
–
45
–
–
Typ.
–
–
–
–
–
–
–
–
–
3.30
3.00
2.80
2.50
Max.
725
+15
+25
+35
+50
+70
+85
+95
+105
Supply Voltage
3.63
3.30
3.08
2.75
V
V
V
V
ppm
Vdd
Vdd
MΩ
kHz
%
–
–
30%
-
55
3.0
3.8
Vdd
Vdd
kΩ
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 322.265625 MHz. Measured from the time OE pin reaches
rated VIH and VIL to the time clock pins reach 90% of swing
and high-Z. See
Figure 9
and
Figure 10
Pin 2, OE
Pin 2, OE
Pin 2, OE logic high or logic low
Contact SiTime
for other input bandwidth options
See the APR (Absolute Pull Range)
Table 11.
Contact SiTime
for custom pull range options
Voltage at which maximum frequency deviation is guaranteed
Voltage at which minimum frequency deviation is guaranteed
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
Extended Industrial
Extended Commercial
Industrial
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated
power supply voltage, load variations, and first year aging
at 25°C, with VIN voltage at Vdd/2.
±15
ppm is only guaranteed for pull range up to
±100
ppm.
Frequency Range
Frequency Stability
Temperature Range
Voltage Control Characteristics
±25, ±50, ±80, ±100, ±150, ±200,
±400, ±800, ±1600, ±3200
90%
–
–
–
–
–
–
10
10
–
Positive Slope
–
–
100
–
–
–
–
10%
–
–
1.0
Input Characteristics
Output Characteristics
Startup and OE Timing
Rev 1.07
Page 4 of 17
www.sitime.com
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Table 3. Electrical Characteristics – LVPECL Specific
Parameter
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
RMS Period Jitter
[4]
RMS Phase Jitter (random)
Symbol
Idd
I_OE
I_leak
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_jitt
T_phj
–
0.220
0.270
ps
Min.
–
–
–
–
Vdd-1.15
Vdd-1.9
1.2
–
–
Typ.
–
–
0.15
–
–
–
1.6
225
1.0
Max.
97
63
–
32
Vdd-0.7
Vdd-1.5
2.0
290
1.6
Unit
mA
mA
A
mA
V
V
V
ps
ps
Condition
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
f = 322.265625 MHz, Vdd = 3.3 V or 2.5 V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -20 to 70°C and -40 to 85°C
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -40 to 95°C and -40 to 105°C
f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10 GbE jitter
mask integration bandwidth = 1.875 MHz to 20 MHz,
all Vdd levels
f = 322.265625 MHz, Vdd = 3.3 V or 2.5 V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -20 to 70°C and -40 to 85°C
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs, pull range =
±100
ppm.
Temperature ranges -40 to 95°C and -40 to 105°C
f = 322.265625 MHz, IEEE802.3-2005 10 GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
I have been tinkering with it for a long time, but I still can't get the open-drain mode right. I don't know what's going on. There is no problem with the STM32 series. :puzzle:...
In the second season of LaunchPad learning experience, all participants who participated in the video learning and took the "LaunchPad qualification exam" with a score of 60 or above can purchase a La...
[i=s]This post was last edited by damiaa on 2020-9-1 11:36[/i][Me and Arteli] + Finding new highlights by looking for domestic chips
In recent years, domestic chips have developed well. There are GD32...
The most significant event in the technology circle during this period is undoubtedly the news that ZTE was banned by the United States. Once the news came out, it shocked the entire Chinese techno...[Details]
Designing for automotive LCD displays larger than 5" can be complex. The display source driver requires a supply rail called analog voltage device drain (AVDD) in the 10V to 15V range and two supply ...[Details]
In order to strengthen the management of new energy vehicle charging facilities in our city, prevent and reduce accidents, protect the lives and property of the people, and improve the public safet...[Details]
In the
AI
boom, the most talked about is
neural network
. However,
AI
is much more than that. Let's learn about the relevant content with the network communication editor.
...[Details]
In the previous article, I wrote a simple GPIO running light test, which looked a bit monotonous. I was used to serial port debugging. If there was no serial port on the board, I had to find another ...[Details]
In 1952, Bell Labs built a 6-foot-tall automatic number recognition machine called "Audrey", which could recognize the pronunciation of the numbers 0 to 9 with an accuracy of more than 90%. And its...[Details]
In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
Recently, Zhejiang Lipu Crushing Equipment Co., Ltd. invested 50 million yuan to build a new "annual production of 1,200 high-efficiency and energy-saving ultra-fine pulverizer construction project...[Details]
As the weather gets colder, the way the north and south spend the winter has become a hot topic and people talk about it. Although the north is particularly cold, because there is heating, it can s...[Details]
ADC Introduction: ADC (Analog-to-Digital Converter). That is, converting analog signals into digital signals for processing. When storing or transmitting, analog-to-digital converters are almost ...[Details]
Timer Interrupt The timer function of STM32 is very powerful. There are advanced timers such as TIME1 and TIME8, general timers such as TIME2~TIME5, and basic timers such as TIME6 and TIME7. In th...[Details]
Circuit: Using AT89S52 single chip microcomputer. P3.0 to P3.3 are connected to four external buttons. P3.4 to P3.7 are the bit selection ports for controlling the four digital tubes, and P1 is the s...[Details]
In the early morning of May 9th, Beijing time,
Google
held its annual developer conference Google I/0 2018 in Mountain View, California. As expected,
Google
released the latest vers...[Details]
PCB Design
京公网安备 11010802033920号
EEWORLD
