EEWORLDEEWORLDEEWORLD

Part Number

Search

590CC97M0000DG

Description
CMOS Output Clock Oscillator, 97MHz Nom,
CategoryPassive components    oscillator   
File Size115KB,12 Pages
ManufacturerSkyworks
Websitehttp://www.skyworksinc.com
Environmental Compliance
Download Datasheet Parametric View All

590CC97M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
590CC97M0000DG - - View Buy Now

590CC97M0000DG Overview

CMOS Output Clock Oscillator, 97MHz Nom,

590CC97M0000DG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4037671881
Reach Compliance Codecompliant
YTEOL6.38
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency97 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.8mm
Filter levelMIL-STD-883
Maximum slew rate90 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 7.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.0 8/11
Copyright © 2011 by Silicon Laboratories
Si590/591
About the circuit problem of VCA820
The circuit is connected according to the diagram below on the datasheet, but it generates self-excitation as soon as the input signal is connected (no matter how high the frequency of the signal is),...
paion Analog electronics
Circuit design question, why is it designed like this?
Why is the Q23 transistor added to the circuit in the figure? What is its use? speed_input is the vehicle speed input (PWM signal) MCU_speed_out is the vehicle speed output (PWM signal) speed_out is a...
jianshan198977 Analog electronics
Does anyone know how to encrypt Cyclone IV E devices?
FPGA encryption can be done with CPLD or DS28E01. If CPLD is used for encryption, which model should be used? Can an expert recommend the simplest CPLD model? Also, which one is simpler between CPLD a...
shen19891209 FPGA/CPLD
How do you debug stm32f429 disco in external ram in iar environment?
As the title says, thank you...
wudayongnb stm32/stm8
From the perspective of packaging technology development, semiconductor design is just “getting started”!
When creating a new type of IC, the focus at the beginning is naturally on the design. With the popularity of sub-micron processes, the mask and wafer manufacturing costs have increased significantly ...
songbo PCB Design
How to burn the version of MSP430F2012 chip into the board?
How to burn the version of MSP430F2012 chip into the board?...
zenglinhai Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 959  855  1041  1364  499  20  18  21  28  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号