EEWORLDEEWORLDEEWORLD

Part Number

Search

ESC20DRYF

Description
Card Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Hole .112-.124, Blue Insulator, Receptacle
CategoryThe connector    The connector   
File Size640KB,5 Pages
ManufacturerSullins Connector Solutions
Environmental Compliance  
Download Datasheet Parametric View All

ESC20DRYF Overview

Card Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, Hole .112-.124, Blue Insulator, Receptacle

ESC20DRYF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1157032264
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.5
Other featuresNONE
Board mount optionsMOUNTING FLANGE
body width0.33 inch
subject depth0.431 inch
body length2.875 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage600VDC V
maximum insertion force4.448 N
Insulation resistance5000000000 Ω
Insulator colorBLUE
insulator materialGLASS FILLED POLYESTER
JESD-609 codee4
Plug contact pitch0.1 inch
Installation option 1HOLE .112-.124
Installation option 2FLOATING BOBBIN
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.556 mm
Plating thickness10u inch
Rated current (signal)3 A
Terminal length0.44 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts40
Evacuation force-minimum value.278 N
This Material Copyrighted By Its Respective Manufacturer
How to understand keeping time negative
Why is the hold time negative? Is it because the clock frequency is too high? By the way, you can see the minimum hold time bit 0 on the DATASHEET provided by ALTAER. From the definition of hold time,...
eeleader FPGA/CPLD
Electronic combination lock
The course design requires making an electronic password lock, but the one I made cannot change the password and power-off protection. The teacher said it is not qualified! Experts, please help me sen...
yanyang1127 Embedded System
Verilog programming using D flip-flops to generate fixed sequences
As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...
cmflyme FPGA/CPLD
Threshold setting for A/D high-speed acquisition of analog signals
Source: Single-chip microcomputer and embedded system applicationAuthor: Li Daguo and Zhang Qingming, Beijing Institute of Technology The A/D conversion interface circuit is a link in the forward chan...
fighting Analog electronics
From CC2530 to CC2530+CC2591
From CC2530 to CC2530+CC2591, in addition to changing #define xHAL_PA_LNA to #define HAL_PA_LNAWhat other settings are there?...
ljt8015 RF/Wirelessly
Apply for LMR24220 power module
I have recently become fascinated with electronic gadgets. I like to use breadboards and discrete components to build some experimental circuits. However, some experimental circuits require a relative...
lcofjp Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2801  797  1867  429  2298  57  17  38  9  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号