GS82582T38E-450T datasheet, PDF

Datasheet> All Categories > storage> storage> GS82582T38E-450T

GS82582T38E-450T: DescriptionStandard SRAM, 8MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165; Categorystorage storage; File Size324KB，25 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/

Download Datasheet Parametric View All

GS82582T38E-450T Overview

Standard SRAM, 8MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165

GS82582T38E-450T Parametric

Parameter Name	Attribute value
Objectid	1247824481
package instruction	LBGA,
Reach Compliance Code	compliant
Country Of Origin	Taiwan
ECCN code	3A991.B.2.A
YTEOL	7.8
Maximum access time	0.45 ns
JESD-30 code	R-PBGA-B165
length	17 mm
memory density	301989888 bit
Memory IC Type	STANDARD SRAM
memory width	36
Number of functions	1
Number of terminals	165
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature
organize	8MX36
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	15 mm

Preview

Download Datasheet

View All

Preliminary

GS82582T20/38E-550/500/450/400

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.5 Clock Latency

• Simultaneous Read and Write SigmaDDR

Interface

• JEDEC-standard pinout and package

• Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

288Mb SigmaDDR-II+

Burst of 2 SRAM

550 MHz–400 MHz

1.8 V V

1.8 V or 1.5 V I/O

SRAMs. The GS82582T20/38E SigmaDDR-II+ SRAMs are

just one element in a family of low power, low voltage HSTL

I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS82582T20/38E SigmaDDR-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaDDR-II+ B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore, the address field of a

SigmaDDR-II+ B2 RAM is always one address pin less than

the advertised index depth (e.g., the 16M x 18 has an 8M

addressable index).

SigmaDDR-II™ Family Overview

The GS82582T20/38E are built in compliance with the

SigmaDDR-II+ SRAM pinout standard for Common I/O

synchronous SRAMs. They are 301,989,888-bit (288Mb)

Parameter Synopsis

-550

tKHKH

tKHQV

1.81 ns

0.45 ns

-500

2.0 ns

0.45 ns

-450

2.2 ns

0.45 ns

-400

2.5 ns

0.45 ns

Rev: 1.02 12/2012

1/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Preliminary

GS82582T20/38E-550/500/450/400

Background

Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications.

Therefore, the SigmaDDR-II+ SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are

unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed

Common I/O SRAM data bandwidth in half.

Burst Operations

Read and write operations are "Burst" operations. In every case where a read or write command is accepted by the SRAM, it will

respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and K, as illustrated in

the timing diagrams. This means that it is possible to load new addresses every K clock cycle. Addresses can be loaded less often,

if intervening deselect cycles are inserted.

Deselect Cycles

Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to

the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the two beat read data transfer

and then execute the deselect command, returning the output drivers to High-Z. A high on the LD pin prevents the RAM from

loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer

operations.

SigmaDDR-II+ Burst of 2 SRAM Read Cycles

The SRAM executes pipelined reads. The status of the Address, LD and R/W pins are evaluated on the rising edge of K. The read

command (LD low and R/W high) is clocked into the SRAM by a rising edge of K.

SigmaDDR-II+ Burst of 2 SRAM Write Cycles

The status of the Address, LD and R/W pins are evaluated on the rising edge of K. The SRAM executes "late write" data transfers.

Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write command

(LD and R/W low) and the write address. To complete the remaining beat of the burst of two write transfer, the SRAM captures

data in on the next rising edge of K, for a total of two transfers per address load.

Special Functions

Byte Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with

a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be

stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low

during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 2-beat data transfer. The x18

version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any

write sequence.

Resulting Write Operation

Byte 1

D0–D8

Written

Beat 1

Byte 2

D9–D17

Unchanged

Byte 3

D0–D8

Unchanged

Beat 2

Byte 4

D9–D17

Written

Rev: 1.02 12/2012

5/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Transistor common emitter amplifier circuit b

Narrow narrowband frequency regulator circuit using XR-2208 and XR-2213

Series stabilized power supply circuit diagram using TL431

4-20mA transmitter circuit using MPX7100 pressure sensor

LED slow charging circuit

Cadmium nickel battery automatic charger and discharger circuit

[NXP Rapid IoT Review] Rapid IoT Studio with Examples: [i=s]This post was last edited by damiaa on 2019-1-2 14:50[/i] [NXP Rapid IoT Review] Rapid IoT Studio has examples for referenceTrial process:1. Store. 2. Compile. 3. Download. If RAPID IOT is ready ...; damiaa RF/Wirelessly

When using max3232 duplex, there is interference between sending and receiving! I hope experts can give me some advice! !: The specific phenomenon is this: when I send data from max3232 to PC, if the host PC sends data to max3232, the data just sent from max3232 to PC will be interfered. I observed it with an oscilloscope...; ltfss Embedded System

Can anyone tell me what this guitar pick-like thing does specifically?: See the picture, disassembly tools, how to use them? What are their functions? Can they be bent and pried?...; wangfuchong DIY/Open Source Hardware

Several basics for using safety capacitors: [i=s] This post was last edited by qwqwqw2088 on 2017-9-23 12:08 [/i] [font=宋体][size=4][color=#000000][b]1. Capacitance level [/b][/color][/size][/font] [font=宋体][size=4][color=#000000]Peak pulse volt...; qwqwqw2088 Analogue and Mixed Signal

Could you please recommend a GPRS module with built-in MMS module? How about TR800?: Hello everyone, I'm working on a project related to GPRS MMS modems. At first, my boss asked me to use a simcom module, saying it's cheap, but I have to implement the MMS protocol myself, which is con...; chrislove MCU

Why doesn't this circuit oscillate?: Why can't this circuit oscillate on the CPLD? Please give me some advice! ~...; embedwang FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components