EEWORLDEEWORLDEEWORLD

Part Number

Search

TMC2242CKTC

Description
Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size89KB,16 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

TMC2242CKTC Overview

Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz

TMC2242CKTC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeQFP
package instructionQFP, QFP44,.5SQ,32
Contacts44
Reach Compliance Codeunknow
ECCN code3A991.A.2
boundary scanNO
maximum clock frequency40 MHz
External data bus width12
JESD-30 codeS-PQFP-G44
JESD-609 codee0
length10 mm
low power modeNO
Number of terminals44
Maximum operating temperature70 °C
Minimum operating temperature
Output data bus width16
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP44,.5SQ,32
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height2.35 mm
Maximum slew rate150 mA
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
uPs/uCs/peripheral integrated circuit typeDSP PERIPHERAL, DIGITAL FILTER
www.fairchildsemi.com
TMC2242C
Digital Half-Band Interpolating/Decimating Filter
12-bit In/16-bit Out, 60 MHz
Features
Pin-compatible upgrade of TMC2242B
User-selectable interpolate d.c. gain, 0 dB or -6 dB
True unity d.c. gain in all “0 db” modes
40 MSPS performance in equal-rate filter modes
40 and 60 MSPS speed grades in all other modes
User-selectable 2:1 decimation, 1:2 interpolation, and
equal-rate filter modes, plus unfiltered bypass/delay mode
Defeatable
π
x/sin(
π
x) compensation filter
Passband ripple <0.014 dB
Stopband rejection >56 dB
Dedicated 12-bit two’s complement or unsigned input bus
16-bit two’s complement or unsigned output bus with
user-selectable rounding to 8 to 16 effective bits
Programmable limiter prevents overflow or clips to
CCIR601 levels
New double-latency modes match Y channel data flow to
slower-sampled C
B
and C
R
data flows
New dual-channel interpolation and decimation for
YUV422
Description
The TMC2242C, a linear-phase low-pass half-band digital
filter with fixed coefficients, can be used to halve or double
the sampling rate of a digital signal. When used as a decimat-
ing post-filter with a double-speed oversampling A/D con-
verter, it greatly reduces the cost and complexity of the
required analog antialiasing pre-filters. When used as an
interpolating pre-filter with a double-speed oversampling
D/A converter, it greatly reduces the complexity and cost of
the necessary analog post-filter, particularly when its x/sin(x)
correction filter is engaged.
The TMC2242C user selects the mode of operation (deci-
mate, interpolate, equal-rate, bypass, x/sin(x))and rounding.
The part can accept 12-bit two’s complement or unsigned
data at up to 60 MHz and can output saturated two’s comple-
ment or offset binary data rounded to from 8 to 16 bits.
Within the speed grade I/O limit, the output sample rate may
be 1/2, 1, or 2 times the input sample rate. Two-channel
modes permit it to interpolate or to decimate two multi-
plexed data streams (such as video C
B
and C
R
) jointly.
The filter response is flat to within
±
0.014 dB up to 0.21f
s
(e.g. 5.75MHz at a 27MHz clock rate), with stopband attenu-
ation greater than 56dB above 0.29f
s
. Symmetric-coefficient
filters such as the TMC2242C always have linear phase
response. Half-band response is -6 dB.
Fabricated on an advanced submicron CMOS process, the
TMC2242C is available in a 44-lead PLCC package. Perfor-
mance is guaranteed from 0 to 70
°
C and over a power supply
range of 4.75 to 5.25V.
Applications
• Digital-to-Analog Converter Prefiltering with optional
x/sinx correction
• 1:2 interpolation
• Analog-to-Digital Converter Postfiltering
• 2:1 decimation
• Low-ripple low-pass (0 to 0.2 f
s
) filter
Block Diagram
SI
11-0
ZERO
INSERT
FIR
FILT
X/SIN(X)
FILTER
ROUND
LIMIT
DECIMATE
SO
15-0
SO
3-0
CONTROL
65-2242C-01
DEC
INT
SYNC TCO RND
OE
Rev. 1.0.0

TMC2242CKTC Related Products

TMC2242CKTC TMC2242C TMC2242CKTC1 TMC2242CR2C TMC2242CR2C1
Description Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz
Is it Rohs certified? incompatible - incompatible incompatible incompatible
Maker Fairchild - Fairchild Fairchild Fairchild
Parts packaging code QFP - QFP LCC LCC
package instruction QFP, QFP44,.5SQ,32 - QFP, QFP44,.5SQ,32 QCCJ, LDCC44,.7SQ QCCJ, LDCC44,.7SQ
Contacts 44 - 44 44 44
Reach Compliance Code unknow - unknow unknow unknow
ECCN code 3A991.A.2 - 3A001.A.3 3A991.A.2 3A001.A.3
boundary scan NO - NO NO NO
maximum clock frequency 40 MHz - 60 MHz 40 MHz 60 MHz
External data bus width 12 - 12 12 12
JESD-30 code S-PQFP-G44 - S-PQFP-G44 S-PQCC-J44 S-PQCC-J44
JESD-609 code e0 - e0 e0 e0
length 10 mm - 10 mm 16.5862 mm 16.5862 mm
low power mode NO - NO NO NO
Number of terminals 44 - 44 44 44
Maximum operating temperature 70 °C - 70 °C 70 °C 70 °C
Output data bus width 16 - 16 16 16
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QFP - QFP QCCJ QCCJ
Encapsulate equivalent code QFP44,.5SQ,32 - QFP44,.5SQ,32 LDCC44,.7SQ LDCC44,.7SQ
Package shape SQUARE - SQUARE SQUARE SQUARE
Package form FLATPACK - FLATPACK CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V - 5 V 5 V 5 V
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified
Maximum seat height 2.35 mm - 2.35 mm 4.57 mm 4.57 mm
Maximum slew rate 150 mA - 195 mA 150 mA 195 mA
Maximum supply voltage 5.25 V - 5.25 V 5.25 V 5.25 V
Minimum supply voltage 4.75 V - 4.75 V 4.75 V 4.75 V
Nominal supply voltage 5 V - 5 V 5 V 5 V
surface mount YES - YES YES YES
technology CMOS - CMOS CMOS CMOS
Temperature level COMMERCIAL - COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING - GULL WING J BEND J BEND
Terminal pitch 0.8 mm - 0.8 mm 1.27 mm 1.27 mm
Terminal location QUAD - QUAD QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 10 mm - 10 mm 16.5862 mm 16.5862 mm
uPs/uCs/peripheral integrated circuit type DSP PERIPHERAL, DIGITAL FILTER - DSP PERIPHERAL, DIGITAL FILTER DSP PERIPHERAL, DIGITAL FILTER DSP PERIPHERAL, DIGITAL FILTER
The serial ports of 28335 and 2812 cannot be connected during programming
Hi, I have tried to program the serial port with two boards in the past two days. I have tried using C2prog and SDflash, but they both failed to connect. However, the DSP and PC use the 232 serial por...
20101220 DSP and ARM Processors
Max743 +vo output is abnormal (-0.28), what's going on?
I used the max743 power chip to design a 5v to positive and negative 15v circuit. The circuit schematic is as follows: At the beginning, when there was a load, I used a voltmeter to measure T4 and T3....
pydacheng Power technology
About CreateControl
RECT rectClient; GetClientRect(&rectClient); CLSID clsid = { 0xca8a9780, 0x280d, 0x11cf, { 0xa2, 0x4d, 0x44, 0x45, 0x53, 0x54, 0x0, 0x0} }; if(!m_wndPdf.CreateControl(clsid, NULL, WS_VISIBLE, rectClie...
filter Embedded System
Ask for ACPI shutdown assembly code
Does anyone know how to shut down a computer using an ACPI-based assembly program under Windows? Please give me some advice....
mostimes Embedded System
C2000 Power-on Boot Mode Analysis
[i=s]This post was last edited by fish001 on 2017-9-23 18:10[/i] [align=left][color=#000][size=4]When using C2000, engineers often say that the chip simulation can run, but the stand-alone run cannot ...
fish001 Microcontroller MCU
【CN0232】Minimizing Spurious Outputs of Frequency Synthesizers with Integrated VCO and External PLL Circuits
CIRCUIT FUNCTION AND BENEFITS The circuit shown in Figure 1 uses the ADF4350 frequency synthesizer with an integrated VCO and an external PLL to minimize spurious outputs by isolating the PLL frequenc...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2174  1238  471  1864  922  44  25  10  38  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号