EEWORLDEEWORLDEEWORLD

Part Number

Search

531CC97M0000DGR

Description
CMOS Output Clock Oscillator, 97MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531CC97M0000DGR Overview

CMOS Output Clock Oscillator, 97MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531CC97M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency97 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Please help me with the issue of the stream driver ***_Init(ULONG Identifier) function failing to execute
Dear experts, I am a novice and I am writing a stream driver. The code is as follows: HANDLE ghSerialHead = NULL; typedef HANDLE (WINAPI *PFNCOM_Init)(ULONG); PFNCOM_Init gpfnCOM_Init = NULL; ghLibIns...
tianhao Embedded System
Cargo Transportation Status Tracking System: [Part 2] - Building the Hardware Environment and Development Environment
[size=4][color=#000000]Last time we said that the core board + STLCX01V1 expansion board is needed to realize the cargo transportation status tracking system. So the first thing to do is to prepare th...
chris_shang MEMS sensors
ADC0808 design a digital voltmeter problem, no numbers are displayed
[i=s]This post was last edited by Errenyiyi on 2017-12-2 00:37[/i] [i][i][i]. . . [/i][/i][/i]...
二人了一 MCU
[Repost] Things to note when learning and designing FPGA
[Reprint address] [url] http://www.eechina.com/thread-128029-1-1.html [/ url] [color=#1f90de][font=Arial,] [url=http://www.eechina.com/keyword/FPGA] FPGA [/ url] [/font] [/color] [color=#000][font=Ari...
chenzhufly FPGA/CPLD
Nvidia launches Parker, a new generation of mobile processors, which will be perfectly adapted for self-driving cars
Nvidia, a giant in the manufacture of graphics processing chips, has such a keen sense of the market that it has extended its tentacles to the currently very popular self-driving cars, focusing on the...
hrconn2 Automotive Electronics
Some suggestions for Altera SoC activities
[align=left][color=#0000ff]Altera SoC activities have been carried out for more than 2 months. Everyone must have worked very hard during this period. SoC itself is a brand-new architecture, involving...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1250  2355  1972  1252  920  26  48  40  19  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号