EEWORLDEEWORLDEEWORLD

Part Number

Search

592CC0G103J050E

Description
CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.01uF, THROUGH HOLE MOUNT, AXIAL LEADED
File Size81KB,1 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

592CC0G103J050E Overview

CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.01uF, THROUGH HOLE MOUNT, AXIAL LEADED

592CC0G103J050E Parametric

Parameter NameAttribute value
Objectid1851142575
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.01 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial number592C
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
method of packingTR
positive tolerance5%
Rated (DC) voltage (URdc)50 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal shapeWIRE
Circuit-level electrostatic protection design techniques and ESD protection methods
The theoretical research on electrostatic discharge (ESD) is already quite mature. In order to simulate and analyze electrostatic events, many electrostatic discharge models have been designed by pred...
okhxyyo Power technology
Telecom responds to cable killer accusation: all reports are subject to the power authority report
[b]Personally, I think: a sky full of wires will not be beautiful. Why don't telecommunications, electricity and water supply solve the problem together? If we want to connect with big cities, we shou...
lopopo Talking
A simple question: Have 21ic and ee become one?
[i=s] This post was last edited by Xinhai Baby on 2013-12-29 17:26 [/i] I accidentally found the following picture while searching for information today....
鑫海宝贝 Integrated technical exchanges
FPGA: Synchronous reset, asynchronous reset, and asynchronous reset synchronous release
1. Synchronous Reset Let's take a look at a simple synchronous reset D flip-flop. The Verilog code is as follows: module d_ff (clk,rst_n,datain,dataout);input clk;input rst_n;input datain;ouput dataou...
eeleader FPGA/CPLD
TV hardware problems
The TV restarts after I open QQ video. Also, the CPU temperature is very unstable, sometimes it can reach 80 or 90 degrees, sometimes 60 or 70 degrees. What is the reason? Urgent! ! !...
Prefer Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1426  1307  1926  2509  341  29  27  39  51  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号