MBA0204VE6491BC100 datasheet, PDF

MBA0204VE6491BC100: DescriptionRESISTOR, THIN FILM, 0.25 W, 0.1 %, 15 ppm, 6490 ohm, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT; File Size166KB，10 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

MBA0204VE6491BC100 Overview

RESISTOR, THIN FILM, 0.25 W, 0.1 %, 15 ppm, 6490 ohm, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1774108030
package instruction	Axial,
Reach Compliance Code	compliant
Country Of Origin	Czechia
ECCN code	EAR99
YTEOL	7.15
Other features	PRECISION, LASER TRIMMABLE, RATED AC VOLTAGE (V): 200
structure	Tubular
JESD-609 code	e3
Lead diameter	0.5 mm
Lead length	29 mm
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package diameter	1.6 mm
Package length	3.6 mm
Package shape	TUBULAR PACKAGE
Package form	Axial
method of packing	AMMO PACK
Rated power dissipation(P)	0.25 W
Rated temperature	70 °C
Guideline	CECC40101-806
resistance	6490 Ω
Resistor type	FIXED RESISTOR
surface mount	NO
technology	METAL FILM
Temperature Coefficient	15 ppm/°C
Terminal surface	MATTE TIN
Terminal shape	WIRE
Tolerance	0.1%
Operating Voltage	200 V

help: I built a simple orthogonal LC oscillator (quadrature). The phase noise is required to be -120dbc/hz. Mine can only be adjusted to -111dbc/hz. I would like to ask how to design it to meet the requirem...; james_lvmu RF/Wirelessly

[FPGA Problem Discussion] Problems encountered when using XST that comes with XILINX for synthesis: I used synplify before, but now I use XST. But I don't know how to write some statements in UCF file. For example, I can write it like this with synplify, but how to change it with XST? INST genblk0.F...; eeleader FPGA/CPLD

[Help] How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output in sequence after a delay of 100 clock cycles (external clock). How should this be designed ? Thank ...; GeorgePCB FPGA/CPLD

The function of the TI LM3S8962 development board kit small board~: Yesterday, Feixue001 asked about the function of the small board. Here is an explanation: The small board is a CAN evaluation board. It can be used alone, but it needs to be equipped with an emulator....; soso Microcontroller MCU

How to Design an RTC Circuit: RTC (Real_Time Clock) provides a time reference for the entire electronic system. MCU, MPU, and CPU are inseparable from RTC circuit design. When designing and applying RTC units, delays, timeouts, or...; Aguilera Analogue and Mixed Signal

Experience in solving audio signal ground noise based on BA3121: Let me share an audio problem I encountered in a real project.In the design of embedded products, robots, etc., audio amplifier design is sometimes indispensable. We don’t have high requirements for a...; fish001 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components