ACOL-FREQ-I-J-S1-50-G3 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ACOL-FREQ-I-J-S1-50-G3

ACOL-FREQ-I-J-S1-50-G3: DescriptionHCMOS Output Clock Oscillator, 25MHz Min, 50MHz Max, ROHS COMPLIANT, GULL WING, DIP-14/4; CategoryPassive components oscillator; File Size575KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ACOL-FREQ-I-J-S1-50-G3 Overview

HCMOS Output Clock Oscillator, 25MHz Min, 50MHz Max, ROHS COMPLIANT, GULL WING, DIP-14/4

ACOL-FREQ-I-J-S1-50-G3 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TRI STATE
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Installation features	SURFACE MOUNT
Maximum operating frequency	50 MHz
Minimum operating frequency	25 MHz
Maximum operating temperature	50 °C
Minimum operating temperature
Oscillator type	HCMOS
Output load	50 pF
physical size	20.2mm x 12.6mm x 5.08mm
longest rise time	10 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Base Number Matches	1

Preview

Download Datasheet

View All

FULL SIZE DIP LOW VOLTAGE 3.3V

CRYSTAL CLOCK OSCILLATOR

ACOL Series

RoHS

Compliant

20.2 x 12.6 x 5.08 mm

| | | | | | | | | | | | | | |

FEATURES:

• Tristate Enable/Disable option.

• Low supply voltage.

• HCMOS and TTL compatible.

• Tight symmetry option.

APPLICATIONS:

• Clock signal sources for digital chips and microprocessors.

• Low power applications.

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency:

Operating temperature:

Storage temperature:

Frequency Stability:

Supply voltage (Vdd):

Symmetry at 1/2Vdd for HCMOS or

at 1.4Vdc for TTL

Rise and Fall Times(Tr/Tf):

Output load:

Output Voltage:

Tri State Function ( option A):

Start-up-time:

Oput Disable/ Enable time:

Input current:

ACOL Series

320kHz to 200MHz

0°C to + 70°C (see options)

- 55°C to + 125°C

± 100ppm max. (see option)

3.3Vdc ± 10%

45/55% max. for F < 50MHz

40/60% max. for F ≥50MHz (see options)

10 ns max. for F ≤ 24MHz

5 ns max. for F > 24MHz, 10 ns max. for F > 24MHz (50pF output load)

10 TTL or 15 pF for F < 80MHz

5 TTL or 15 pF for F ≥80MHZ

VOH = 0.9*Vdd min.

VOL = 0.1*Vdd max.

"1" (VIH >= 2.2 Vdc) or open: Oscillation

"0" (VIL < 0.8V): Hi Z

10 ms max

100 ns max. (for Option "-A" ONLY)

20 mA max. for F ≤24 MHz

30 mA max. for F < 50 MHz

45 mA max. for F < 80 MHz

55 mA max. for F ≥ 80 MHz

OPTIONS & PART IDENTIFICATION:

(Left blank if standard)

ACOL - Frequency -

- -

Operating Tem. Range

0°C to +50°C

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

Symmetry

45/55%@1/2Vdd

47.5/52.5%@1/2Vdc

45/55@1.4Vdc

47.5/52.5%@1/4Vdc

Value Added

Gull Wing

Q30

0.30(7.62)

Q25

0.25(6.35)

Q20

0.20(5.08)

Q15

0.15(3.81)

Q10

0.10(2.54)

Output Load

(25≤F≤100MHz only)

Freq. Stability

±20 ppm max.

±25 ppm max.

±30 ppm max.

±35 ppm max.

±50 ppm max.

* Temp orption I, D, E, and 0 to +70°C only.

Tristate

Tristate Function

50pF

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 12.05.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Four sound alarm circuit

Thyristor on-type delay circuit 4

Intermittent cycle control start and stop circuit 5a

Water tank automatic water supply control circuit

Wien bridge notch filter.gif

810E computer motherboard circuit diagram_24

TI Power Tips: Current-mode control simplifies compensation for step-down LED regulators: [p=30, null, left][font=宋体][font=Verdana][color=#111111] [/color][color=#000000] The most effective way to regulate the current in an LED from a higher input voltage is to use a synchronous buck regul...; qwqwqw2088 Analogue and Mixed Signal

Question about Output Update Rate: I'm using AD7716 for data acquisition recently. The data sheet says that the maximum Output Update Rate is 2232Hz. This chip has 4 channels. Does that mean that 2232 sets of data (data volume per set:...; 逍遥书生 ADI Reference Circuit

Teach you step by step how to design CPLD/FPGA and MCU together: Since January 2009, the author has serialized the lecture "Hand in Hand Teach You to Learn CPLD/FPGA Design" in the magazine "Electronic World". "Hand in Hand Teach You to Learn CPLD/FPGA and Single C...; arui1999 Download Centre

Chinese version of Verilog HDL concise tutorial.: Chinese version of Verilog HDL concise tutorial..chm...; super红红55 FPGA/CPLD

Regarding the problem of 89c669 serial port 0 interrupt reception: My program is as follows: //Serial port 0 is used to communicate with the microcomputer. After receiving the microcomputer data packet, no changes are made, and the data packet is returned intact //Cr...; 荒漠甘泉 Embedded System

Recruiting electronic engineers: The company is recruiting electronic engineers who are required to be able to write microcontroller programs and be familiar with assembly. They are required to have more than 1 year of work experienc...; luishiqi Recruitment

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components