EEWORLDEEWORLDEEWORLD

Part Number

Search

IXD1209F28ADR

Description
Fixed Positive LDO Regulator, CMOS, PDSO6, ROHS COMPLIANT, PLASTIC, USP-6
File Size3MB,27 Pages
ManufacturerIXYS
Environmental Compliance  
Download Datasheet Parametric View All

IXD1209F28ADR Overview

Fixed Positive LDO Regulator, CMOS, PDSO6, ROHS COMPLIANT, PLASTIC, USP-6

IXD1209F28ADR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1832762468
package instructionHVSON,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL7.8
Maximum drop-back voltage 10.27 V
Nominal dropback voltage 10.22 V
Maximum input voltage10 V
Minimum input voltage2 V
JESD-30 codeR-PDSO-N6
length2 mm
Maximum load regulation0.1%
Number of functions1
Number of terminals6
Working temperatureTJ-Max125 °C
Maximum output current 10.3 A
Maximum output voltage 12.907 V
Minimum output voltage 12.793 V
Nominal output voltage 12.85 V
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height0.7 mm
surface mountYES
technologyCMOS
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum voltage tolerance2%
width1.8 mm
Product Specification
IXD1209/12
High Speed LDO Regulator with ON/OFF Control
FEATURES
Output Current up to 150 mA (300 mA for
IXD1209E/H type)
Output Voltage Range from 0.9 V to 6.0 V with
0.05 V increments
Output Voltage Accuracy ±2% (at V
OUT
> 1.5 V),
± 30 mV (at V
OUT
≤ 1.5 V)
Dropout Voltage 60 mV @ 30 mA , 0.20 V @
100 mA
Maximum Operating Voltage 10 V
Low Power Consumption at 25 μA typical
Standby Current less than 0.1 µA typical
Ripple Rejection 70 dB at 10 kHz
Low ESR Ceramic Capacitor compatible
0
Operating Ambient Temperature - 40 + 85 C
Packages : SOT-25, SOT-89-5 , and USP-6B
EU RoHS Compliant, Pb Free
DESCRIPTION
IXD1209/12 are highly precise, low noise positive
voltage LDO regulators manufactured using CMOS
processes. The IXD1209/12 have a high ripple
rejection factor and low dropout. They consist of a
voltage reference, an error amplifier, a current limiter,
a phase compensation circuit, and a driver transistor.
Output voltage is selectable in 0.05V increments
within a range of 0.9 V ~ 6.0 V.
The IXD1209/12 are compatible with low ESR
ceramic capacitors, and due excellent transient
response, they maintain stability even during
significant load fluctuations. The current limiter's
foldback circuit operates also as a short circuit
protection.
The chip enable (CE) function allows disable IC,
greatly reducing power consumption.
This regulator is available in SOT-25, SOT-89-5, and
USP-6B packages.
APPLICATIONS
Mobile phones
Cameras, VCRs
Various portable equipment
Reference voltage source
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTIC
Supply Current vs. Input Voltage (
IXD1209/12 F122)
PS033801-0515
PRELIMINARY
1
Detailed explanation of microcontroller program architecture
[align=center][size=5]Detailed Explanation of Single-Chip Microcomputer Program Architecture[/size][/align][align=left] [/align][align=left] [/align][p=28, 2, left][color=rgb(51, 51, 51)][backcolor=rg...
tiankai001 Download Centre
How to prevent copying of FPGA code running on the board
I would like to ask, how to prevent others from getting the FPGA code that is already running on the board through means such as anti-fuse?...
heningbo FPGA/CPLD
Forum E-coins can now be exchanged for Ctrip Renwoxing gift cards!
[font=微软雅黑][size=3]Breaking news! Breaking news! From today, E-coins on the forum can be exchanged for [color=#ff0000][b]Ctrip Renwoxing gift cards[/b][/color], and the denomination is 50~1000{:1_102:...
eric_wang Suggestions & Announcements
FPGA frequency impact issues
I would like to ask all the experts: If I use DSP to write data to FPGA, it will affect the 20M signal input to FPGA, that is, the 20M signal will be unstable. If I do not use DSP to write data to FPG...
andy211457 Embedded System
51 MCU external interrupt routine
The good stuff I collected is "51 MCU External Interrupt Routine". I will provide you with a little convenience....
任风逍遥 51mcu
Tcl Tutorial
Tcl tutorial in FPGA, useful...
phdwong FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 685  274  471  336  109  14  6  10  7  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号