531FA626M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FA626M000DGR

531FA626M000DGR: DescriptionLVDS Output Clock Oscillator, 626MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA626M000DGR Overview

LVDS Output Clock Oscillator, 626MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA626M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	626 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Zero-crossing trigger circuit diagram based on thyristor

Power outage emergency light circuit

MC34063 step-down flow expansion design schematic diagram

TTL interface circuit for driving high-power loads

Typical application circuit diagram of μA723

Simple single tube power amplifier circuit output power diagram

Five similarities between Liu Bei and today’s entrepreneurs: Thinking about history at night, I found that Liu Bei's entrepreneurial experience has many similarities with today's entrepreneurs: 1. Speculating on concepts Liu Bei is the originator of concept mar...; ESD技术咨询 Talking about work

Help!!!! Please help translate this!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:21[/i] The speed of a stepper motor can be changed by rotating the motor shaft in steps . The internal comparison unit calculates the pulse n...; zj283165252 Electronics Design Contest

Problems encountered when expanding CMenu in WinCE, please help: Recently, I need to design a Camera application using DirectShow. In order to beautify the interface, I want to expand some components. When expanding CMenu, I have constant troubles. First, I found t...; phatato Embedded System

Welcome to join our "EDA/IC Design" QQ group!: In order to facilitate communication and discussion, as the moderator of this forum, I have specially established a QQ exchange group. The group number is: 32914962. Welcome everyone to join! Don’t fo...; ys3663391 FPGA/CPLD

About ARM and Embedded: I want to learn embedded systems recently and plan to buy a board. Which one is more suitable for beginners? Arm11, Arm9, or A8. They seem to be about the same price and have a lot of information. Ple...; a284113510 ARM Technology

Disable AD auto-start JLink: After reinstalling AD, JLink suddenly stopped working. I found that JLink was automatically started when running AD.Just uncheck these two....; LinQian_Sun Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components