EEWORLDEEWORLDEEWORLD

Part Number

Search

Q21.999-JXS32P4-30-10/100-T1-HMR-LF

Description
Parallel - Fundamental Quartz Crystal, 21.999MHz Nom, SMD, 4 PIN
File Size479KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q21.999-JXS32P4-30-10/100-T1-HMR-LF Overview

Parallel - Fundamental Quartz Crystal, 21.999MHz Nom, SMD, 4 PIN

Q21.999-JXS32P4-30-10/100-T1-HMR-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145148549170
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
YTEOL7.2
Other featuresAEC-Q200; AT-CUT
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.01%
frequency tolerance10 ppm
JESD-609 codee4
load capacitance30 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency21.999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical size3.2mm x 2.5mm x 0.7mm
Series resistance30 Ω
surface mountYES
Terminal surfaceGOLD OVER NICKEL
Automotive SMD Crystal · JXS32P4
- 4 Pad Version, 3.2 x 2.5 mm
- seam sealed ceramic/metal package
- all versions are AEC-Q200 qualified
- HMR version with extended shock & vibration immunity
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
shock resistance
drive level max.
aging
JXS32P4
8.0 ~ 54.0 MHz
(fund. AT-cut)
ESR (SERIES RESISTANCE RS) AT MAX. TEMPERATURE RANGE
frequency
in MHz
8.0 ~ 9.999
10.0 ~ 11.999
12.0 ~ 12.999
13.0 ~ 15.999
16.0 ~ 18.999
19.0 ~ 21.999
22.0 ~ 29.999
30.0 ~ 54.000
MARKING
(half sine pulse, 6.0 ms)*
(10 µW recommended)
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in ½
400
300
100
100
80
60
50
50
ESR typ.
in ½
250
150
50
40
40
30
25
20
±10 ppm (≤T1), ±30 ppm (STD ~ T7)
12 pF standard
(option: 8 pF ~ 30.0 pF / series)
< 5 pF
-40 °C ~ +125 °C
> 100 g
100 µW
< ±3 ppm first year
* optional HMR version: 3000G / half sine pulse / 0.3 ms
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
±15
ppm
±20
ppm
frequency with load capacitance code
company code / date code / internal code
±100
ppm
±30
ppm
±50
ppm
±150
ppm
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
-40 °C ~ +150 °C
available
STD.
T1
T2
T3
T7
date code: year/month; A ~ M: Jan. - Dec.; example 9A = 2019 January
9: 2019
0: 2020
1: 2021
2: 2022
3: 2023
4: 2024
Jan.
A
July
G
Febr.
B
Aug.
H
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
DIMENSIONS
3.2
±0.1
0.7 max.
#4
#3
2.5
±0.1
#3
1.2
±0.1
#4
1.0
±0.1
#4
#3
1.9
±0.1
1.1
±0.1
2.3
±0.1
1.3
±0.1
#1
#2
#2
#1
#1
#2
top view
ORDER INFORMATION
side view
bottom view
#2–#4: connected to lid
crystal connection
pad layout
in mm
Q
Quartz
frequency
8.0 ~ 54.0 MHz
type
JXS32P4
load
capacitance
12 pF standard
8 pF ~ 30 pF
S for series
tolerance at
25 °C
10 = ±10 ppm
30 = ±30 ppm
stability vs.
temp. range
15 = ±15 ppm
20 = ±20 ppm
30 = ±30 ppm
50 = ±50 ppm
100 = ±100 ppm
150 = ±150 ppm
option 1
option 2
blank = -20 °C ~ +70 °C
AEC = AEC-Q200 qualified
T1 = -40 °C ~ +85 °C
HMR = high mechanical reliability
T2 = -40 °C ~ +105 °C
(3000g/half sine wave/0.3ms)
T3 = -40 °C ~ +125 °C
T7 = -40 °C ~ +150 °C
FU = for fundamental frequencies ≥ 20 MHz
Example: Q 24.0-JXS32P4-12-30/50-T1-FU-AEC-LF
(Suffix LF = RoHS compliant / Pb free)
23062021
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
info@jauch.com
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
How to define bit fields for data in a structure in C language?
Normally, if you set the size of a structure member, it should be as follows [code] typedef struct { char a:1; char b:1; char c:3; char d:3; } [/code] If you want to define an array in a structure, ho...
littleshrimp MCU
Problems with FPGA PLLs
I would like to ask you, the result of the phase-locked loop provided by FPGA is that the frequency is equal and the phase difference is constant, but is the phase difference value finally locked each...
eeleader FPGA/CPLD
I would like to ask a question about drawing a schematic
It's my first time drawing a board, and I want to make some holes on the board. These holes will serve as power input and signal output. What components should I put in these holes when drawing the sc...
lengmian1001 PCB Design
Learning MSP430
According to the sample program provided by TI, it seems that there is no problem in controlling the LED. It is relatively simple to control the output only. According to the learning materials, the t...
John_sea Microcontroller MCU
Questions about PCB and wiring
May I ask the experts, where can I find some circuit schematics and PCB diagrams for my designs, as well as information about AD software wiring?...
如霜 PCB Design
Introduction to SD
SD 簡介...
chaojun RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 96  631  101  1907  941  2  13  3  39  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号