EEWORLDEEWORLDEEWORLD

Part Number

Search

380306-2

Description
CLIT FOR 53 SERIES TP & PP SYS
CategoryTools and equipment   
File Size40KB,1 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric Compare View All

380306-2 Online Shopping

Suppliers Part Number Price MOQ In stock  
380306-2 - - View Buy Now

380306-2 Overview

CLIT FOR 53 SERIES TP & PP SYS

380306-2 Parametric

Parameter NameAttribute value
Insertion and extraction tool typesTerminal insert
Insertion and extraction tool applicationsTerminals to PCB

380306-2 Related Products

380306-2 380306-3
Description CLIT FOR 53 SERIES TP & PP SYS CLIT FOR 53 SERIES TP
Insertion and extraction tool types Terminal insert Terminal insert
Insertion and extraction tool applications Terminals to PCB Terminals to PCB
Fingerprint matching algorithm help
There is a fingerprint matching algorithm, but I don’t know what the principle is. Have you seen such an algorithm? Fingerprint matching algorithm: - 1. Extract feature points from two images separate...
csfcsf Embedded System
Why is the stm32 pin reading different from the oscilloscope measurement?
The same pin, STM32 is set to input mode. The oscilloscope shows a high level, but the microcontroller pin reads a low level. Has anyone encountered the same phenomenon? What is the reason?...
shijizai stm32/stm8
TI Audio Module TPA3128D2 Evaluation Kit Evaluation 02 - Hardware Description
[i=s] This post was last edited by mzb2012 on 2017-10-26 21:06 [/i] [size=5][b] 1. Introduction [/b][/size] [size=5][b][size=5][b][size=5][/size][/b][/size][/b][size=4] The TPA3128D2 chip is a highly ...
mzb2012 TI Technology Forum
MSK modulation communication between CC1200 and CC430
Help: I configured CC430 to 250Kbps, MSK modulation. I want to communicate with CC1200. According to the datasheet, I set the rate to 250kbps, the debugging mode to 2-FSK, and the debugging frequency ...
huamao1987 RF/Wirelessly
sopc system clock
How is the system clock in sopc determined? The external crystal is 50mhz and is directly connected to the cpu without frequency division. Then I want to write a delay program in the ide, but I am not...
wall_e FPGA/CPLD
EEWORLD University Hall----Signal and System Southeast University Mengqiao
Signal and System Southeast University Mengqiao : https://training.eeworld.com.cn/course/4243Through the study of this course, students should be able to master the basic theories and methods of basic...
老白菜 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 176  1661  1106  2150  466  4  34  23  44  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号