EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-11710806CB

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51760-11710806CB Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-11710806CB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid307932163
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length9.1 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN/LEAD
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED POLYETHYLENE
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
Terminal length0.154 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity
[Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...
EEWORLD社区 GD32 MCU
altera opencl sdk license
I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...
moningWYL FPGA/CPLD
Issues about clock constraints in synchronously designed FPGA programs
Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...
eeleader FPGA/CPLD
FPGA Encryption Solution
FPGA encryption solution QQ: 344383284...
阿里波特 Industrial Control Electronics
FPGA Design Summary - Review!
1) The timing of the interface between FPGA and other circuits should be handled well, and the line delay before the signal enters the FPGA should be taken into account. The phase relationship between...
eeleader FPGA/CPLD
Personal sensor trends
I think the future trends of sensors are: (1) networking (2) artificial intelligence and expert systemization (3) self-generation. I hope everyone will give their opinions....
besk Sensor

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 917  2483  835  284  1156  19  50  17  6  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号