EEWORLDEEWORLDEEWORLD

Part Number

Search

3VN15/9JN5

Description
EDGE CONNECTOR,CABLE MNT,30 CONTACTS,2,SOLDER TERMINAL,HOLE .125-.137
File Size236KB,4 Pages
ManufacturerCooper Industries
Download Datasheet Parametric View All

3VN15/9JN5 Overview

EDGE CONNECTOR,CABLE MNT,30 CONTACTS,2,SOLDER TERMINAL,HOLE .125-.137

3VN15/9JN5 Parametric

Parameter NameAttribute value
Objectid1225934669
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresNONE
body width0.33 inch
subject depth0.437 inch
body length2.375 inch
Connector typeCARD EDGE CONNECTOR
Contactor designPREASSEM CONN
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage650VAC V
maximum insertion force4.448 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED PHENOLIC
MIL complianceYES
Plug contact pitch0.1 inch
Installation option 1HOLE .125-.137
Installation typePANEL
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
Terminal length0.25 inch
Termination typeSOLDER LUG
Total number of contacts30
Maximum wire diameter26 AWG
Evacuation force-minimum value.278 N
This Material Copyrighted By Its Respective Manufacturer
Voltage detection circuit please correct me
Testing of the company's products. Vin is the input voltage, which is required to be between 1.8 and 2.4V. I designed a circuit If it is not within the range, call the police. This is my first time wr...
zhaosango Analog electronics
How to get the current network type in CE?
I want to use the API program to obtain the network type that the current mobile phone is connected to, such as GPRS, edwg, 3G, CDMA, etc.? ? Thank you...
yoyogass Embedded System
Phase Noise Calculation
When making frequency sources and testing phase-locked loops, we usually encounter these indicators...
btty038 RF/Wirelessly
FPGA resets ARM/DSP, causing Linux network to not work properly
Above is my FPGA reset schematic. POR connected to FPGA DSP_POR is connected to the DM6467 processor PHY_RESET_N is connected to the network chip We disconnected the R12 resistor. I started the develo...
baoxintc FPGA/CPLD
How to use and set up Jave Web Start
Haha, I designed a laboratory video surveillance system. When I watched it at the end, I found that I could see the video image when I watched it with techview.exe on the host computer, but when I ent...
cosmowang Embedded System
I wish you all a prosperous Year of the Ox
May everything go well and may sesame flowers blossom and grow higher:lol...
lopopo Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 38  1247  2696  1819  2602  1  26  55  37  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号