EEWORLDEEWORLDEEWORLD

Part Number

Search

C315C100MCG5CA

Description
CAPACITOR, CERAMIC, MULTILAYER, 500V, C0G, 0.00001uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT
File Size43KB,4 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C315C100MCG5CA Overview

CAPACITOR, CERAMIC, MULTILAYER, 500V, C0G, 0.00001uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT

C315C100MCG5CA Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1931842782
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
capacitance0.00001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberC315
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingBULK; TR, 12 INCH
positive tolerance20%
Rated (DC) voltage (URdc)500 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWIRE
Product Data Sheet
Ceramic Conformally Coated/Radial
High Voltage Golden Max
Outline Drawings
Dimensions – Inches & Milimeters
Case
Size
C315
C317
C320
C322
C323
C330
C333
C340
C350
L
Max.
.150 (3.81)
.150 (3.81)
.200 (5.08)
.200 (5.08)
.200 (5.08)
.300 (7.62)
.300 (7.62)
.400 (10.16)
.500 (12.70)
H
Max.
.210 (5.33)
.230 (5.84)
.260 (6.60)
.260 (6.60)
.320 (8.13)
.360 (9.14)
.390 (9.91)
.460 (11.68)
.560 (14.22)
T
Max.
.100
.100
.125
.125
.125
.150
.150
.150
.200
(2.54)
(2.54)
(3.18)
(3.18)
(3.18)
(3.81)
(3.81)
(3.81)
(5.08)
S (1)
± .030 (.76)
.100 (2.54)
.200 (5.08)
.100 (2.54)
.200 (5.08)
.200 (5.08)
.200 (5.08)
.200 (5.08)
.200 (5.08)
.400 (10.16)
D
+ .004 (.10)
–.001 (.76)
.020
.020
.020
.020
.020
.020
.020
.020
.025
(.51)
(.51)
(.51)
(.51)
(.51)
(.51)
(.51)
(.51)
(.64)
Ordering Information
C
Ceramic
Chip Size
See Table Above
320
C
102
M
D
R
5
C
A
Failure Rate
A = Not Applicable
Specification
C - Standard
Lead Material
C = Standard
Capacitance Code, pF
First two digits represent significant figures.
Third digit specifies number of zeros. (Use “9” for 1.0
through 9.9 pF) (Use “8” for 0.1 through .99 pF)
Internal
Construction
5 = Standard
Dielectric
G – C0G (NP0) - Ultra Stable
R – X7R - Stable
Capacitance Tolerance
J = ±5%
K = ±10%
M = ±20%
Z = -20,+80%
Rated Voltage
C = 500
D = 1000
F = 1500
G = 2000
Z = 2500
H = 3000
F9030 2/05
ADI Laboratory Circuit official page adds a new experience button?
I would like to ask you, have you tried the new "Experience Signal Chain Designer" added by ADI Lab Circuits? I played with it today, but I don't seem to understand it. Hey, I would like to ask you...
苏莎莎 ADI Reference Circuit
Does anyone have the driver for the Youlong fs2410 wince keypad?
Does anyone have the fs2410 driver? Can you send me a copy? I am about to graduate and I am writing a key driver, but the interrupts are not responding. My email address is lihongdongnan@yahoo.cn...
lmingzhen Embedded System
[Reprint] The most practical and profound peak detection circuit example and analysis in history TINA7 OPA128 OPA131 TL372
[i=s] This post was last edited by dontium on 2015-1-23 13:23 [/i] [align=center][align=center][b][font=宋体][size=10.5pt]The most practical and profound peak detection circuit example and analysis in h...
lxd3385 Analogue and Mixed Signal
Classic circuit in ADI experimental circuit---single-to-double-terminal conversion circuit
There are some classic circuits in ADI experimental circuits. I would like to share with you the circuit for converting single-ended to double-ended: (This circuit is in CN-171)...
dontium ADI Reference Circuit
Please help me, OpenCL compilation has internal compiler error
This is an FFT example downloaded from the official website. After compiling for two hours, an internal compiler error will appear on the next line. . . . . Other examples that come with DE1-soc OpenC...
1696811157 FPGA/CPLD
Design of a fully digital electric vehicle battery state management (SOC) system based on FPGA
In power electronic control systems, FPGA does have advantages over simple DSP control. This project is aimed at the battery management system of electric vehicles. The performance of Cyclone V is ver...
buer1209 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1825  2345  2781  326  523  37  48  56  7  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号