C071751JX7R1LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> C071751JX7R1LF

C071751JX7R1LF: DescriptionArray/Network Capacitor, 100V, X7R, 0.00075uF, Through Hole Mount, SIP-7, SIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size94KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

C071751JX7R1LF Overview

Array/Network Capacitor, 100V, X7R, 0.00075uF, Through Hole Mount, SIP-7, SIP, ROHS COMPLIANT

C071751JX7R1LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1250650081
package instruction	SIP,
Reach Compliance Code	compliant
YTEOL	0
capacitance	0.00075 µF
Capacitor type	ARRAY/NETWORK CAPACITOR
length	19.05 mm
Installation features	THROUGH HOLE MOUNT
negative tolerance	5%
Network Type	BUSSED C NETWORK
Number of components	6
Number of functions	1
Number of terminals	7
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
encapsulated code	SIP
Package shape	RECTANGULAR PACKAGE
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
Maximum seat height	7.62 mm
surface mount	NO
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal pitch	2.54 mm
Terminal shape	FLAT
width	3.3 mm

Preview

Download Datasheet

View All

Single-In-Line Conformal

Coated Capacitor Networks

C Series

Isolated or bussed circuits

4 to 14 Leads

Electrical

Rated Voltage

Capacitance Range

Tolerance

Temperature Coefficient

(% of Change)

Operating Temperature Range

J Tol.

±5%

K Tol.

±10%

M Tol.

±20%

25Vdc, 50Vdc, 100Vdc

10pF to 1μF (Custom 2.2pF to 10pF max.)

Z Tol.

+80% to -20%

Refer to Dielectric Table

CG & X7R: -55°C to +125°C

Y5V: -30°C to +85°C

Dielectric Table

Dielectric

X7R

Y5V

CG (NPO)

Specifications subject to change without notice.

Characteristics

±15% (-55 to +125°C)

+22% to -82% (-30 to +85°C)

±30ppm/°C

Values

1000pF to 1μF

100nF to 1μF

100pF to 1μF

General Note

TT electronics reserves the right to make changes in product specification without notice or liability.

All information is subject to TT electronics’ own data and is considered accurate at time of going to print.

www.bitechnologies.com www.irctt.com www.welwyn-tt.com

03.12

Recommended Resources

Capacitive three-point sine wave oscillation circuit

TWH32 audio application

road ice alarm

Starcom UTS702-S physical maintenance color picture 1

Infrared detector circuit

Repair of Broken Wire of Moving Coil of Instrument Head

I want to make a constant temperature heating element that swings or rotates regularly. Can you give me some ideas?: I want to make a constant temperature heating element that can swing or rotate regularly, similar to the solar-powered swinging flower on a car, but I want this swinging object to generate heat at a c...; buya172 Energy Infrastructure?

Basic knowledge of components that I have collected for a long time: Share it with everyone...; mn01 PCB Design

LCD has no display when WINCE starts running program: Dear heroes: I modified the content of shell.reg as follows: [HKEY_LOCAL_MACHINE\init] ;"Launch50"="explorer.exe" ;"Depend50"=hex:14,00, 1e,00 "Launch200"="player.exe" "Depend200"=hex:14,00, 1e,00 My ...; spurray Embedded System

[ESP32 Learning] Using TF Card in SDIO Mode: Last week, we introduced how to use a TF card on the ESP32 learning board. However, because the resistors on the development board were not soldered, the use of the TF card was affected. Therefore, we...; dcexpert MicroPython Open Source section

Drive AT080TN52 LCD: Recently I used a test box at school. The chip is CYCLONE III, and there is an AT080TN52 TFT LCD on it. I want to use VHDL to directly drive and display an image, but I don't know how to achieve it. P...; huyinggang1982 FPGA/CPLD

Beginner's guide to FPGA (2): The second small mistake I encountered - about simulation (EEFPGA learning plan): I wrote a 2-to-1 multiplexer in VHDL. After compiling, I created a new "vector waveform file" to practice waveform simulation, and found that the output waveform seemed to have a time delay. After loo...; zl_felix FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components