EEWORLDEEWORLDEEWORLD

Part Number

Search

LD063C103MAX7A

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.01uF, 1206,
CategoryPassive components    capacitor   
File Size117KB,7 Pages
ManufacturerAVX
Download Datasheet Parametric View All

LD063C103MAX7A Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.01uF, 1206,

LD063C103MAX7A Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid935960871
package instruction, 1206
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
capacitance0.01 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.94 mm
length3.2 mm
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk Cassette
positive tolerance20%
Rated (DC) voltage (URdc)25 V
seriesLD
size code1206
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
width1.6 mm
MLCC Tin/Lead Termination “B”
General Specifications
AVX Corporation will support those customers for
commercial and military Multilayer Ceramic Capacitors with
a termination consisting of 5% minimum lead. This
termination is indicated by the use of a “B” in the 12th
position of the AVX Catalog Part Number. This fulfills AVX’s
commitment to providing a full range of products to our
customers. AVX has provided in the following pages a full
range of values that we are currently offering in this special
“B” termination. Please contact the factory if you require
additional information on our MLCC Tin/Lead Termination
“B” products.
Not RoHS Compliant
PART NUMBER (see page 2 for complete part number explanation)
LD05
Size
LD02 - 0402
LD03 - 0603
LD04 - 0504*
LD05 - 0805
LD06 - 1206
LD10 - 1210
LD12 - 1812
LD13 - 1825
LD14 - 2225
LD20 - 2220
5
Voltage
6.3V = 6
10V = Z
16V = Y
25V = 3
35V = D
50V = 5
100V = 1
200V = 2
500V = 7
A
Dielectric
C0G (NP0) = A
X7R = C
X5R = D
X8R = F
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
A
B
2
A
Special
Code
A = Std.
Product
B
C
D
F
G
J
K
M
Capacitance
Failure
Terminations
Packaging
Tolerance
Rate
2 = 7" Reel
B = 5% min lead
= ±.10 pF (<10pF) A = Not X = FLEXITERM
®
4 = 13" Reel
= ±.25 pF (<10pF) Applicable
7 = Bulk Cass.
with 5% min
= ±.50 pF (<10pF)
9 = Bulk
lead**
= ±1% (≥ 10 pF)
= ±2% (≥ 10 pF)
Contact Factory
**X7R only
= ±5%
For
= ±10%
Multiples
= ±20%
*LD04 has the same CV ranges as LD03.
NOTE: Contact factory for availability of Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
See FLEXITERM
®
section
for CV options
NP0
X7R
X7S
X5R
Y5V
Refer to page 4 for Electrical Graphs
Refer to page 17 for Electrical Graphs
Refer to page 21 for Electrical Graphs
Refer to page 24 for Electrical Graphs
Refer to page 27 for Electrical Graphs
37
Mobile phone docking station
Digital products bring us a convenient life, but when we need to copy data, people always have a headache because various data cables make people upset. This is an external card reader used by Android...
凯哥 Creative Market
[Urgent question] Does Latin (Spanish) support 7-bit encoding?
I would like to ask: Does Latin (Spanish) support 7-bit encoding? I am making a text message terminal for a customer, and the customer requires that the Latin text message content be encoded in 7-bit....
lilove751 Embedded System
There are too few V4 devices in ISE10.1. What is the reason?
I am using ISE 10.1. Among the Virtex4 devices, there are only XC4VLX15, XC4VLX25, XC4VSX25, and XC4VFX12. Many other devices are missing. I don't know what's going on. Can you please help me? How can...
eeleader-mcu FPGA/CPLD
What kind of development is my question? I'm a beginner, please give me some advice
My question is: I have a hardware that can read some data. There is a button on the hardware. After pressing this button, the read data is sent to the data receiving end through the SIM card on the ha...
youliam Embedded System
Don’t let equivalent series resistance (ESR) waste energy and wear out capacitors
I would like to share an article published on the EDN US website for your reference. I remember that when we were in school, we learned from the basic electrical engineering course that the ideal capa...
电容器 TI Technology Forum
【Design Tools】Xilinx Advanced Training Materials and Experiment Collection
Here is a collection of Xilinx advanced training materials and experiments, including a basic introduction to Xilinx FPGA devices, timing closure techniques, an introduction to user constraint documen...
GONGHCU FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 942  1739  2402  791  31  19  36  49  16  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号