EEWORLDEEWORLDEEWORLD

Part Number

Search

1206N201J251LRAR

Description
Ceramic Capacitor, Multilayer, Ceramic, 250V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.0002uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size110KB,2 Pages
ManufacturerNovacap
Websitehttps://www.novacap.eu/en/
Environmental Compliance  
Download Datasheet Parametric View All

1206N201J251LRAR Overview

Ceramic Capacitor, Multilayer, Ceramic, 250V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.0002uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT

1206N201J251LRAR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1993808342
package instruction,
Reach Compliance Codecompliant
Country Of OriginMainland China, USA
ECCN codeEAR99
YTEOL6
capacitance0.0002 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial number1206
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingAMMO PACK
positive tolerance5%
Rated (DC) voltage (URdc)250 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal shapeWIRE
RADIAL LEADED - COMMERCIAL
NOVACAP RoHS compliant small case Radial Leaded Capacitors are available in COG, X7R and X8R
characteristics. Conformal coating and lead mounting provide a rugged configuration for optimum
performance, with high capacitance efficiency per KV rating. Units are designed for commercial/industrial
use to 5 KV, with application in power supply and voltage multiplier circuits. High reliability versions with
restricted capacitance ranges are also available. Please refer to other NOVACAP literature, or consult the
factory.
LEAD CONFIGURATION AND SIZE OPTIONS
W
W
H
LEAD STYLE
H
HS
LEAD STYLE
LE
P
L
LB
P
L
AVAILABLE
IN SIZES
0805
1812
S
AVAILABLE
IN SIZE
2225
S
W
W
H
HS
LEAD STYLE
LD
102K
2000V
&
LQ
H
HS
LEAD STYLE
LR
AVAILABLE
IN SIZE
1206
P
L
S
LD AVAILABLE
103K
IN
1
SIZES
000V
0805
1206
1210
LQ -1206 only
P
L
S
LEAD STYLE
LE
0805
.150 (3.81)
.150 (3.81)
.100 (2.54)
.200 (5.08)
.100 (2.54)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LD
0805
.150 (3.81)
.150 (3.81)
.100 (2.54)
.250 (6.35)
.200 (5.08)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LR
1206
.200 (5.08)
.150 (3.81)
.125 (3.18)
.250 (6.35)
.100 (2.54)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LD
1206
.200 (5.08)
.150 (3.81)
.125 (3.18)
.250 (6.35)
.200 (5.08)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LQ
1206
.200 (5.08)
.150 (3.81)
.125 (3.18)
.250 (6.35)
.250 (6.35)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LD
1210
.200 (5.08 )
.200 (5.08)
.175 (4.45)
.300 (7.62)
.200 (5.08)
.020 (0.51)
1.00 (25.4)
.060 (1.50)
LE
1812
.300 (7.62)
.250 (6.35)
.200 (5.08)
.350 (8.89)
.200 (5.08)
.025 (0.635)
1.00 (25.4)
.060 (1.50)
LB
2225
.350 (8.89)
.350 (8.89)
.200 (5.08)
.500 (12.70)
.200 (5.08)
.025 (0.635)
1.00 (25.4)
.060 (1.50)
SIZE
W MAX.
H MAX.
T MAX.
HS MAX.
S +/- .020
WD +/- .002
L MIN.
P MAX.
Dimensions in inches; bracketed dimensions in millimeters.
46
Catalog 09-08-PC
w w w .
N
O
V
A C A P
. c om
How to represent binary decimals in Verilog?
For example: How to assign a to a decimal in input [4:0] a; //? What if I want to assign a to 0.237 during timing simulation? Using fractional during timing simulation doesn't work either. Thanks!!!...
543680484 FPGA/CPLD
Impressions of the first day of the Munich Shanghai Electronics Show
[i=s]This post was last edited by RichCastle on 2014-3-19 23:18[/i] :loveliness:From March 18 to 20, 2014, the Munich Shanghai Electronics Show was held as scheduled at the Shanghai New International ...
RichCastle Talking
Chip CH551 please write a simple program
[i=s] This post was last edited by experts on 2020-1-4 18:48 [/i]CH551 needs a program to be written into the chipPlease let me know how much the reward is. How much is the price? Add a friend. Thanks...
高手们带带我 MCU
What type of multiplier is DC synthesized? Is it necessary to write a special multiplier in Verilog?
Hello everyone:What type of multiplier does DC synthesize for "*"? Is it necessary to write a multiplier in Verilog ? My working clock is about 20m, and the data bit is 32 bits. I need the multiplier ...
eeleader-mcu FPGA/CPLD
"Aofei Electronics" AVR16 development board chip manual collection
Friends of Aofei Electronics who have exchanged chip coins in the forum no longer need to look for chip manuals everywhere, I have prepared them for you....
ming1005 MCU
Some standards related to wireless technology (Part 2)
[b]Emerging Wireless Technology Standards[/b] As interest in wireless technology in the process industry continues to grow, the number of available technologies has also increased - and the desire to ...
banana RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1531  1099  435  2267  656  31  23  9  46  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号