PMBFJ176TRL13 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> PMBFJ176TRL13

PMBFJ176TRL13: DescriptionTRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal; CategoryDiscrete semiconductor The transistor; File Size74KB，3 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

PMBFJ176TRL13 Overview

TRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal

PMBFJ176TRL13 Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	SMALL OUTLINE, R-PDSO-G3
Reach Compliance Code	unknown
ECCN code	EAR99
Configuration	SINGLE
Minimum drain-source breakdown voltage	30 V
Maximum drain-source on-resistance	250 Ω
FET technology	JUNCTION
JESD-30 code	R-PDSO-G3
Number of components	1
Number of terminals	3
Operating mode	DEPLETION MODE
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Polarity/channel type	P-CHANNEL
Certification status	Not Qualified
surface mount	YES
Terminal form	GULL WING
Terminal location	DUAL
transistor applications	SWITCHING
Transistor component materials	SILICON
Base Number Matches	1

Preview

Download Datasheet

View All

PMBFJ176TRL13 Related Products

	PMBFJ176TRL13	PMBFJ175TRL	PMBFJ177TRL	PMBFJ174TRL13	PMBFJ174TRL
Description	TRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal	TRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal	TRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal	TRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal	TRANSISTOR 30 V, P-CHANNEL, Si, SMALL SIGNAL, JFET, FET General Purpose Small Signal
package instruction	SMALL OUTLINE, R-PDSO-G3	SMALL OUTLINE, R-PDSO-G3	SMALL OUTLINE, R-PDSO-G3	SMALL OUTLINE, R-PDSO-G3	SMALL OUTLINE, R-PDSO-G3
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Configuration	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE
Minimum drain-source breakdown voltage	30 V	30 V	30 V	30 V	30 V
Maximum drain-source on-resistance	250 Ω	125 Ω	300 Ω	85 Ω	85 Ω
FET technology	JUNCTION	JUNCTION	JUNCTION	JUNCTION	JUNCTION
JESD-30 code	R-PDSO-G3	R-PDSO-G3	R-PDSO-G3	R-PDSO-G3	R-PDSO-G3
Number of components	1	1	1	1	1
Number of terminals	3	3	3	3	3
Operating mode	DEPLETION MODE	DEPLETION MODE	DEPLETION MODE	DEPLETION MODE	DEPLETION MODE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Polarity/channel type	P-CHANNEL	P-CHANNEL	P-CHANNEL	P-CHANNEL	P-CHANNEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	YES	YES	YES	YES	YES
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
transistor applications	SWITCHING	SWITCHING	SWITCHING	SWITCHING	SWITCHING
Transistor component materials	SILICON	SILICON	SILICON	SILICON	SILICON
Maker	NXP	-	-	NXP	NXP
Base Number Matches	1	1	1	-	-

Recommended Resources

Vision protection timer circuit composed of 555

Power supply and protection circuit (b)

JSJ type transistor time relay circuit (3)

Bridge balance indicator

Loom power saving circuit

Air conditioning system fire damper automatic control circuit

Selection of external memory for DSP: In order to ensure the running speed of DSP, the external memory needs to have a certain speed, otherwise the DSP needs to add a waiting cycle when accessing the external memory.1) For C2000 series: C...; 灞波儿奔 DSP and ARM Processors

How can I simulate the signal receiving process of the 125KHZ card reader/writer circuit?: How can I simulate the signal receiving process of the 125KHZ card reader/writer module circuit? The circuit is shown in the figure below. Is there a simulation signal source to add signal to the ante...; 深圳小花 MCU

[Copter_accessory_DIY based on Renesas R7F0C80212] (II) Hardware platform construction and software framework design: 2014-9-13 This week's progress is OK. The software framework has been built. The design is as follows: Use the concept of scheduler to design the system, establish 4 tasks, and arrange the execution o...; tziang Renesas Electronics MCUs

How to connect FPGA to router module: Please help me, experts: Cry:, my question is this: How to connect FPGA to a module (RM04 module) with router mode and working in router mode through a network cable, that is, the FPGA needs to be ass...; 派大星123 FPGA/CPLD

What is the content and format of the command frame transmitted from the Zigbee coordinator to the PC?: What is the content and format of the command frame transmitted from the Zigbee coordinator to the PC?...; lgdd0503 RF/Wirelessly

Serial port receiving: send AA (10101010) and receive D5 (11010101); send 55 (01010101) and also receive D5: Serial port receiving: send AA (10101010) and receive D5 (11010101); send 55 (01010101) and receive D5?? Now sending is fine, only receiving is problematic. By the way, how to clear the contents of re...; szfpga Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components