EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001FG-0103CDI

Description
LVPECL Output Clock Oscillator, 240MHz Nom
CategoryPassive components    oscillator   
File Size203KB,21 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N3Q001FG-0103CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001FG-0103CDI - - View Buy Now

8N3Q001FG-0103CDI Overview

LVPECL Output Clock Oscillator, 240MHz Nom

8N3Q001FG-0103CDI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035227572
Reach Compliance Codecompliant
YTEOL6.56
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TRAY
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency240 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
How to write the interrupt vector table for C55X? Does anyone have a good idea?
How to write the interrupt vector table for C55X? Does anyone have a good idea? Can anyone give me a detailed introduction?...
xiaoqzq DSP and ARM Processors
TM4C1294NCPDT demonstrates the demo program of DK-TM4C129X!
TM4C1294NCPDT demonstrates the demo program of DK-TM4C129X! TM4C1294NCPDT does not have an LCD controller, only the BGA package has it, so it can only simulate IOThis time [size=14px] the GUI of the d...
蓝雨夜 Microcontroller MCU
ST FAE Answer: Reference circuit for replacing BlueNRG's balun BALF-NRG-02D3 with discrete devices
Netizen @千本樱大白asked: If BlueNRG 's balun BALF-NRG-02D3 is replaced with discrete devices, is there any reference circuit? ST FAE Answer:...
nmg ST - Low Power RF
[AN-745 Application Note] Implementing Automatic Offset Compensation on the AD9985
概述:AD9985集成自动偏移补偿功能。自动偏移补偿功能通过监控各ADC在箝位期间的输出并计算所需的偏移设置来工作,从而产生给定的输出代码。...
EEWORLD社区 ADI Reference Circuit
How to understand TIDesigns?
In November 2013, Texas Instruments launched the TIDesigns reference design library, which is said to be the richest and most comprehensive in the industry, providing a wide range of analog, embedded ...
fads TI Technology Forum
Modelsim simulation error
** Warning: (vsim-3010) ** Warning: (vsim-3011) ** Warning: (vsim-3012) ** Warning: (vsim-3013) ** Warning: (vsim-3014) ** Warning: (vsim-3015) ** Warning: (vsim-3016) ** Warning: (vsim-3017) ** Warni...
eeamic FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 380  1080  212  2153  257  8  22  5  44  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号