EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001KG-0054CDI8

Description
LVPECL Output Clock Oscillator, 25MHz Nom
CategoryPassive components    oscillator   
File Size203KB,21 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N3Q001KG-0054CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001KG-0054CDI8 - - View Buy Now

8N3Q001KG-0054CDI8 Overview

LVPECL Output Clock Oscillator, 25MHz Nom

8N3Q001KG-0054CDI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035350571
Reach Compliance Codecompliant
YTEOL6.44
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; SELECTABLE O/P FREQUENCIES; TR
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Nominal operating frequency25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
ZigBee routing and forwarding issues
I would like to ask, in a ZigBee network, there is a coordinator, a router and a terminal. The terminal forwards data through the router. Can the router modify the data in the forwarded data packet wh...
中方 RF/Wirelessly
This DIY is really powerful! Copycat helicopter
[size=5][b]This DIY is really powerful! [/b][/size] [img]http://bbs.zg163.net/bbs/images/attachicons/image.gif[/img] [url=http://bbs.zg163.net/bbs/attachment.php?aid=686212&k=50b592b06d240cb60cff408c8...
baxay DIY/Open Source Hardware
UCC28019 Boost
Has anyone made a high power factor power supply? UCC28019 chip. Also, what is the difference between the self-wound inductor of the boost circuit and the ordinary inductor?...
Aque.. Power technology
Serial port oscilloscope based on ZX-2 FPGA development board (V)
[i=s] This post was last edited by Xiao Meige on 2015-4-8 17:03 [/i] [align=left][color=#000000]System simulation verification and [/color][font=Calibri][color=#000000]testbench[/color][/font][color=#...
小梅哥 FPGA/CPLD
Raw-OS and micro raw-OS development repositories
Since Google Code is often unstable for some reasons, all repository addresses have been moved to GitHub. The GitHub repository address of raw-os is: [url]https://github.com/jorya/raw-os[/url] The Git...
jorya_txj Embedded System
Issues with layout implementation and process implementation
Specifically, when designing a chip, after completing the code-level design, the full customization process mainly involves module division, circuit design, and layout implementation. Compared with th...
icfb PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1311  2404  1089  2760  1823  27  49  22  56  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号