EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001LG-0021CDI8

Description
LVDS Output Clock Oscillator, 164.3555MHz Nom
CategoryPassive components    oscillator   
File Size163KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N4Q001LG-0021CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001LG-0021CDI8 - - View Buy Now

8N4Q001LG-0021CDI8 Overview

LVDS Output Clock Oscillator, 164.3555MHz Nom

8N4Q001LG-0021CDI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035326513
Reach Compliance Codecompliant
YTEOL6.7
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency164.3555 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
[Flower carving hands-on] Interesting and fun music visualization series of small projects (03) --- RGB rhythmic lights
[i=s]This post was last edited by eagler8 on 2021-10-7 21:28[/i]I suddenly had the urge to do a series of topics on sound visualization. This topic is a bit difficult and covers a wide range of areas....
eagler8 DIY/Open Source Hardware
Have you ever used a domestic DAC chip?
The circuit of the previous product used an ADI DAC chip, model AD5601. The SPI of ADI5601 was connected to the MCU chip, and the voltage output was connected to the temperature-compensated crystal os...
Alex1126 Domestic Chip Exchange
Beijing Zhongke Xinruan urgently recruits part-time lecturers for high-speed embedded hardware design
The cycle is short and can be done on weekends. If you want to earn some extra money, accumulate resources, and enrich your life, please contact me. You are required to have actual project experience,...
TJW891207 Recruitment
Waiting online
Draw a diagram to illustrate the allocated storage space and initialized value of the following statement: byte_var db 3 dup(-1,?,3(dup(4)), thank you, waiting online...
hk2001 Embedded System
Wind speed tester based on MSP430G2211
Chapter 1 Overview.. 1.1 Basic Situation Introduction.. 1.2 Overall Design Scheme Introduction.. 1.2.1 Hardware Design Scheme Introduction.. 1.2.2 Software Design Scheme.. 2[/url][/align][align=left][...
error_echo Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1936  1824  2240  2180  1962  39  37  46  44  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号