EEWORLDEEWORLDEEWORLD

Part Number

Search

0402N330F500LG

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, NP0, -/+30ppm/Cel TC, 0.000033uF, 0402,
CategoryPassive components    capacitor   
File Size505KB,11 Pages
ManufacturerWalsin Technology Corporation
Environmental Compliance
Download Datasheet Parametric View All

0402N330F500LG Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 1% +Tol, 1% -Tol, NP0, -/+30ppm/Cel TC, 0.000033uF, 0402,

0402N330F500LG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid913687908
package instruction, 0402
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
capacitance0.000033 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.5 mm
JESD-609 codee3
length1 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 13 Inch
positive tolerance1%
Rated (DC) voltage (URdc)50 V
series0402(N,50V,GT10)
size code0402
Temperature characteristic codeNP0
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width0.5 mm
MULTILAYER CERAMIC CAPACITORS
General Purpose Capacitors
APPROVAL SHEET 
MULTILAYER CERAMIC CAPACITORS 
General Purpose Series (10V to 100V) 
0402 to 1812 Sizes 
NP0, X7R & Y5V Dielectrics 
RoHS Compliance 
CUSTOMER:
APPROVAL NO.:
ISSUE DATE:
APPROVED BY:
Hank Chiang
CUSTOMER APPROVAL: 
1. DESCRIPTION
WALSIN TECHNOLOGY CORPORATION
566-1,Kao-Shi Road, 5 Lin, Yang-Mei, Tao-Yuan, Taiwan
www.passivecomponent.com
00-T-001B-DS_GP
Revision B
1/11
DEC,25,2006
Hardware engineers please take a look!
I would like to ask all the experts, especially hardware engineers, when you use FPGA, especially Xilinx 7 series, do you draw the package yourself or download it from somewhere? I don't see it on the...
廖欧亚大陆 FPGA/CPLD
There is a large gap in FPGA talent, and the domestic FPGA industry is facing challenges!
Alibaba's semiconductor company "Pingtou Ge" has released the Xuantie 9 10 chip and will open it to developers. Developers around the world can download the FPGA code of the processor for free and qui...
小柳叶 FPGA/CPLD
1. Development board unpacking test
1. After the application was confirmed, I was looking forward to receiving the development board. After waiting for a day, I finally got it. The picture below is the actual picture of the development ...
我有一个梦想221 GD32 MCU
TI Electronic Design Contest---TI High-Performance Analog Product Brochure
[b][size=5][color=red][/color][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal
Seeking QT waveform source code
Looking for good people. Need OMAPL138 LINUX QT4 graphs dynamic waveform source code or similar waveform...
8225621 DSP and ARM Processors
Environmental Monitoring System Based on GPRS&CDMA Network
Introduction As a technical department of the national environmental protection system, the environmental monitoring department is an important foundation for environmental management. With the increa...
totopper Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2270  1480  1828  1337  1601  46  30  37  27  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号