EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT25020ZA-1.8REV-C

Description
EEPROM, 256X8, Serial, CMOS, PDSO8, ROHS COMPLIANT, MSOP-8
Categorystorage    storage   
File Size115KB,11 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Environmental Compliance
Download Datasheet Parametric View All

CAT25020ZA-1.8REV-C Overview

EEPROM, 256X8, Serial, CMOS, PDSO8, ROHS COMPLIANT, MSOP-8

CAT25020ZA-1.8REV-C Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCatalyst
Parts packaging codeMSOP
package instructionROHS COMPLIANT, MSOP-8
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum clock frequency (fCLK)1 MHz
JESD-30 codeS-PDSO-G8
JESD-609 codee3
memory density2048 bit
Memory IC TypeEEPROM
memory width8
Humidity sensitivity level1
Number of functions1
Number of terminals8
word count256 words
character code256
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize256X8
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeSQUARE
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Serial bus typeSPI
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.8 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperature40
Maximum write cycle time (tWC)5 ms
Base Number Matches1
CAT25010/20/40
1K/2K/4K SPI Serial CMOS EEPROM
FEATURES
s
10 MHz SPI compatible
s
1.8 to 5.5 volt operation
s
Hardware and software protection
s
Low power CMOS technology
s
SPI modes (0,0 & 1,1)
s
Commercial, industrial, automotive and extended
s
1,000,000 program/erase cycles
s
100 year data retention
s
Self-timed write cycle
s
8-Pin DIP/SOIC, 8-Pin TSSOP and 8-Pin MSOP
s
16-byte page write buffer
s
Block write protection
temperature ranges
– Protect 1/4, 1/2 or all of EEPROM array
DESCRIPTION
The CAT25010/20/40 is a 1K/2K/4K Bit SPI Serial
CMOS EEPROM internally organized as 128x8/256x8/
512x8 bits. Catalyst’s advanced CMOS Technology
substantially reduces device power requirements. The
CAT25010/20/40 features a 16-byte page write buffer.
The device operates via the SPI bus serial interface and
is enabled though a Chip Select (CS). In addition to the
Chip Select, the clock input (SCK), data in (SI) and data
out (SO) are required to access the device. The
HOLD
pin may be used to suspend any serial communication
without resetting the serial sequence. The CAT25010/
20/40 is designed with software and hardware write
protection features including Block Write protection. The
device is available in 8-pin DIP, 8-pin SOIC, 8-pin MSOP
and 8-pin TSSOP packages.
PIN CONFIGURATION
SOIC Package (S, V, GV)
CS
SO
WP
VSS
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
BLOCK DIAGRAM
MSOP Package (R, Z, GZ)
CS
SO
WP
VSS
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SENSE AMPS
SHIFT REGISTERS
SI
DIP Package (P, L, GL)
CS
SO
WP
VSS
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
TSSOP Package (U, Y, GY)
CS
SO
WP
VSS
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
WORD ADDRESS
BUFFERS
COLUMN
DECODERS
SO
SI
CS
WP
HOLD
SCK
I/O
CONTROL
SPI
CONTROL
LOGIC
BLOCK
PROTECT
LOGIC
CONTROL LOGIC
XDEC
E
2
PROM
ARRAY
PIN FUNCTIONS
Pin Name
SO
SCK
WP
V
CC
V
SS
CS
SI
HOLD
NC
Function
Serial Data Output
Serial Clock
Write Protect
+1.8V to +5.5V Power Supply
Ground
Chip Select
Serial Data Input
Suspends Serial Input
No Connect
DATA IN
STORAGE
HIGH VOLTAGE/
TIMING CONTROL
STATUS
REGISTER
25C128 F02
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 1006, Rev. M
Purgatory Legend-IIC Battle
[i=s] This post was last edited by Brother Meng Yi on 2015-12-21 15:35 [/i] [align=left][font=微软雅黑][size=3]In short, what we are going to learn in this section is a serial communication protocol. The ...
梦翼师兄 FPGA/CPLD
Can it be shared?
Can you share [img]https://bbs.eeworld.com.cn/images/posticons/3.gif[/img]...
daowei01 MCU
What is the output/input impedance value of CC2xxx?
For single-ended output/input, we can consider it as 50 Ohm. For double-ended differential ports, such as CC253x and CC254x, the differential impedance is a non-standard value.TI recommends copying th...
Aguilera RF/Wirelessly
Can FPGA realize the digital processing requirements of DSP?
Generally, digital processing and logic control are implemented using DSP plus FPGA. Recently, I want to use FPGA to implement digital processing and logic control. I heard from someone in communicati...
yaking86 FPGA/CPLD
How to achieve wireless interconnection between two machines?
There are two computers, more than 200 meters apart. How can I use a wireless network card to connect the two computers? Is it possible without wireless routing and wireless access?...
wujieflash Embedded System
Help: When debugging the kernel on Marvell PXA310, after the kernel starts, the serial port does not output any startup information. Tip: The serial port cannot be registered. Attached: DEBUG debugging information
I am working on Android porting recently. I patched and compiled the linux kernel provided by Marvell, generated a kernel zImage file, and downloaded it to the pxa310 platform through blob tftp. The c...
qinxuewei101 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1657  2553  545  2316  2527  34  52  11  47  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号