54LS95BW03 datasheet, PDF - EEWORLD Datasheet

54LS95BW03: DescriptionShift Register, 4-Bit, TTL, CDFP14,; Categorylogic logic; File Size187KB，3 Pages; ManufacturerRaytheon Company; Websitehttps://www.raytheon.com/

Download Datasheet Parametric View All

54LS95BW03 Overview

Shift Register, 4-Bit, TTL, CDFP14,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	101303004
Reach Compliance Code	unknown
YTEOL	0
JESD-30 code	R-XDFP-F14
JESD-609 code	e0
Number of digits	4
Number of functions	1
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL

Can pure C language Win32 programs (source files all have a .c extension) use COM?: Can pure C Win32 programs (source files have a .c extension) use COM? For example, can they use IImagingFactory and IImage COM interfaces?...; rightnow10 Programming Basics

WinCE 5, the time zone settings are the same (with daylight saving time), the time difference between PDA and PC is 1 hour after synchronization via ActiveSync: The system is WinCE5. The PDA and PC are set to the same time zone GMT-08:00 (with daylight saving time). The year, month, and day are set to the same 2009-03-31. The PC time is 16:00. After activesyn...; zhufuzhufu Embedded System

Ziggbee serial port debugging related, Shenlian Technology wsn: :) :) :) :) :) :)Dear heroes,I am studying the wsn development kit of Shenlian Technology. I want to observe the serial port output data of several nodes on a computer at the same time. Is there any t...; 826921505 RF/Wirelessly

Why is the continuous assignment of the process wrong? The code in the book can't be compiled: Verilog HDL Application Design Examples An example from the book //Asynchronous clear input falling edge D flip-flop module test1(q,d,clr,clk); input d,clr,clk; output q; reg q; //Output, register typ...; redcar FPGA/CPLD

C8051F120 debug port problem: I want to know how to use JTAG debugging of C8051F120 in Kei environment, and how to connect MAX232 with C8051F120. I hope experts can give me some advice, or any enthusiastic forum friends have the s...; zw357234798 51mcu

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components