EEWORLDEEWORLDEEWORLD

Part Number

Search

GUS-SS4BLF-00-56R2-DF

Description
Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.05W, 56.2ohm, 100V, 0.5% +/-Tol, -250,250ppm/Cel, 1915,
CategoryPassive components    The resistor   
File Size277KB,4 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Environmental Compliance
Download Datasheet Parametric View All

GUS-SS4BLF-00-56R2-DF Overview

Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.05W, 56.2ohm, 100V, 0.5% +/-Tol, -250,250ppm/Cel, 1915,

GUS-SS4BLF-00-56R2-DF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid798675507
package instructionSMT, 1915
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.4
structureMiniature
JESD-609 codee3
Network TypeBussed
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height1.626 mm
Package length4.902 mm
Package formSMT
Package width3.886 mm
method of packingTR
Rated power dissipation(P)0.05 W
resistance56.2 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesSOIC
size code1915
technologyTANTALUM NITRIDE/NICKEL CHROME
Temperature Coefficient250 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.5%
Operating Voltage100 V
Surface Mount SOIC
Resistor Networks
SOIC Series
Tested for COTS applications
Both narrow and wide body versions available
Standard JEDEC 8, 14, 16, and 20 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrates
RoHS compliant and Sn/Pb terminations available
IRC’s TaNSil
®
SOIC resistor networks are the perfect solution for high volume applications that demand a small
wiring board footprint. The .050" lead spacing provides higher lead density, increased component count,
lower resistor cost, and high reliability.
The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s self-pas-
sivating TaNSil
®
resistor film.
The SOIC series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and temperature excursions.
For applications requiring high performance resistor networks in a low cost, surface mount package, specify
IRC SOIC resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Power Rating @ 70°C
SOIC-N Package
Power Rating @ 70°C
SOIC-W Package
Rated Operating Voltage
________________
Operating Temperature
Noise
(not to exceed
Power X Resistance)
10
250KΩ
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
100mW
50mW
8-Pin
14-Pin
16-Pin
16-Pin
20-Pin
400mW
700mW
800mW
1.2W
1.5W
Environmental Data
Test Per
MIL-PRF-83401
Thermal Shock
Power
Conditioning
High Temperature
Exposure
Short-time
Overload
Low Temperature
Storage
Life
Typical
Delta R
±0.02%
±0.03%
±0.03%
±0.02%
±0.03%
±0.05%
Max
Delta R
±0.1%
±0.1%
±0.05%
±0.05%
±0.05%
±2.0%
100 Volts
-55°C to +125°C
<-30dB
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• 4222 South Staples Street • Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
SOIC Series Issue January 2009 Sheet 1 of 4
Seven spacecraft subsystems you need to know before your next trip to Mars
[align=left][color=#000]When I was young, like most aspiring engineers, I dreamed of traveling to space, especially Mars. At that time, I thought that the only way to reach space was by flying on NASA...
maylove Analogue and Mixed Signal
Help design a hardware circuit diagram
Design and produce FPGA development board, the core device is ALTERA's CYCLONE series chip. The development board has independent power supply, independent download function, open pins, and supports s...
断弦 FPGA/CPLD
Tsu/Tco Constraint Method in Quartus II
Tsu/Tco has two different meanings in the Quartus II report. [list=1][*] The Tsu/Tco within the chip refers to the Tco of the previous stage trigger and the Tsu of the next stage trigger, which are ge...
eeleader FPGA/CPLD
max7219 display problem
My circuit board uses C8051f340 and uses max7219 to drive 4-bit 8-segment digital tubes, but it always won't light up! I don't know what's going on. Please give me some advice. Attached display subrou...
lamb441 51mcu
How to execute a case in Verilog when the state changes during execution
In Verilog, if a state in a case changes during execution, how should it be executed? Should it continue to execute the current state or execute the next state?...
少121 FPGA/CPLD
DSP Algorithm Series Tutorial Fixed-point Arithmetic Operations: From Floating-point to Fixed-point
High-level language: from floating point to fixed point When we write DSP simulation algorithms, for convenience, we usually use high-level languages (such as C language) to write simulation programs....
Jacktang DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 594  2452  1983  2729  2630  12  50  40  55  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号