EEWORLDEEWORLDEEWORLD

Part Number

Search

PVHT0805E2461BGTB

Description
Fixed Resistor, Thin Film, 0.1W, 2460ohm, 150V, 0.1% +/-Tol, 30ppm/Cel, Surface Mount, 0805, CHIP
CategoryPassive components    The resistor   
File Size110KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PVHT0805E2461BGTB Overview

Fixed Resistor, Thin Film, 0.1W, 2460ohm, 150V, 0.1% +/-Tol, 30ppm/Cel, Surface Mount, 0805, CHIP

PVHT0805E2461BGTB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145041892984
package instructionCHIP
Reach Compliance Codeunknown
Country Of OriginFrance
ECCN codeEAR99
YTEOL8.25
Other featuresANTI-SULFUR
structureRectangular
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature270 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length1.91 mm
Package formSMT
Package width1.27 mm
method of packingTR, Plastic
Rated power dissipation(P)0.1 W
Rated temperature250 °C
resistance2460 Ω
Resistor typeFIXED RESISTOR
size code0805
surface mountYES
technologyTHIN FILM
Temperature Coefficient30 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage150 V
PVHT
www.vishay.com
Vishay Sfernice
High Stability - Very High Temperature (270 °C)
Thin Film Wraparound Chip Resistors, Sulfur Resistant
FEATURES
• Operating temperature range: -55 °C; +250 °C
• Storage temperature: -55 °C; +270 °C
• Gold terminations (< 1 μm thick)
• 5 sizes available (0402, 0603, 0805, 1206,
2010); other sizes upon request
• Temperature coefficient down to 5 ppm/°C
typical, 10 ppm/°C maximum (-55 °C; +270 °C)
DESIGN SUPPORT TOOLS
Models
Available
click logo to get started
• Tolerance down to 0.05 %
• Load life stability: 0.8 % typical (1 % max.) after 2000 h at
250 °C (ambient) at Pn
• Shelf life stability: 1.5 % typical after 8000 h
• SMD wraparound
• 0.02 % upon request
• TCR remains constant after long term storage at 270 °C
• Sulfur resistant (per ASTM B809-95 humid vapor test)
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
INTRODUCTION
For applications such as down hole applications, the need
for parts able to withstand very severe conditions
(temperature as high as 250 °C powered or up to 270 °C
un-powered) has led Vishay Sfernice to push out the limit of
the thin film technology.
Designers might read the application note “Power
Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays
(P, PRA etc…) (High Temperature Application)”
www.vishay.com/doc?53047
in conjunction with this
datasheet to help them to properly design their board and
get the best performances of the PVHT.
Vishay Sfernice research and development engineers will be
willing to support any customer design considerations.
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
PVHT0402
PVHT0603
PVHT0805
PVHT1206
PVHT2010
SIZE
0402
0603
0805
1206
2010
RESISTANCE
RANGE
39 to 45K
39 to 108K
39 to 240K
39 to 900K
39 to 2.5M
RATED POWER
(1)(2)
P
250 °C
W
0.031
0.062
0.100
0.165
0.2
LIMITING ELEMENT
VOLTAGE
V
50
75
150
200
300
TOLERANCE
±%
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
0.05, 0.1, 0.5, 1
TEMPERATURE
COEFFICIENT
(3)
± ppm/°C
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
5, 10, 15, 25, 30, 50, 55
Notes
(1)
For power handling improvement, please refer to application note 53047 “Power Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays (High Temperature Applications)”
www.vishay.com/doc?/53047
and consult Vishay Sfernice
(2)
See derating curve on next page
(3)
See Table 1 on next page
CLIMATIC SPECIFICATIONS
Operating temperature range
Storage temperature range
-55 °C; +250 °C
-55 °C; +270 °C
MECHANICAL SPECIFICATIONS
Substrate
Resistive Element
Passivation
Protection
Terminations
Alumina
Thin Film
Silicon nitride (Si
3
N
4
)
Epoxy + Silicone
Gold (< 1 μm) over nickel barrier
PERFORMANCE VS. HUMID SULFUR VAPOR
Test conditions
Test results
Revision: 04-Jan-2019
50 °C ± 2 °C, 85 % ± 4 % RH,
exposure time 500 h
Resistance drift < (0.05 %
R
+ 0.05
),
no corrosion products observed
Caution:
Performances obtained with following mounting conditions:
• Test board material: alumina
• Solder paste: PbSnAg (93.5/5/1.5)
Document Number: 53060
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Why is DS heavily doped in the MOS tube structure?
I watched Razavi's video and he said that the purpose of heavy doping is to make good contact with silicon and avoid diode and rectifying junction. Is this diode BS BD? And what is the reason for good...
lx331lx Analog electronics
Application Programs of M3 Modules
[i=s]This post was last edited by paulhyde on 2014-9-15 09:13[/i] Use the various module programs of LM3S811. Use Keil uVision4 to open....
非雪之悠 Electronics Design Contest
The free evaluation Perf-V development board has been successfully ported and run on the Wujian100 platform
Click here to apply for a free Perf-V development boardPingtou Ge Wujian100 was successfully deployed on Perf-V.Recently, Pengfeng Technology completed the deployment of Pingtou Ge wujian100 soft core...
EEWORLD社区 FPGA/CPLD
Please share how to solve the real-time problem of wince. If you see any, please come in!
[b] The company where I am interning now makes CNC products, which have very high requirements for real-time performance. I have just implemented the EP9315+wince5.0 solution to use internal clock int...
lws Embedded System
[Goodbye 2021, Hello 2022] Keep a low profile, face reality, and keep moving forward for your dreams
2021, the Year of the Zodiac It is said that people have a hard time in their birth year. Looking back in my memory, it seems to be true. 2021 feels a bit tiring In terms of life, the child is growing...
se7ens Talking
How to display black text on white background in FPGA?
Let's take a look...
我看看啊 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2326  13  2472  182  37  47  1  50  4  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号