I/O Circuit Type ....................................................................................................................................... 35
12. Example Characteristics ....................................................................................................................... 193
19. Major Changes ...................................................................................................................................... 228
Document Number: 002-04662 Rev. *H
Page 4 of 281
CY91520 Series
1.
Product Lineup
CY91F523B
CY91F524B
CY91F525B
On chip PLL Clock multiple method
12.5 ns (80 MHz)
(256+64) KB
(384+64) KB
(512+64) KB
(768+64) KB
64 KB
(48+8) KB
(64+8) KB
(96+8) KB
CY91F522B
CY91F526B
Product Lineup Comparison 64 Pins
System Clock
Minimum instruction execution time
Flash Capacity (Program)
(1024+64) KB
Flash Capacity (Data)
RAM Capacity
(128+8) KB
External BUS I/F
None
(22 address/16 data/4 cs)
DMA Transfer
16 ch
16-bit Base Timer
None
Free-run Timer
16 bit × 3 ch, 32 bit × 1 ch
Input capture
16 bit × 4 ch, 32 bit × 5 ch
Output Compare
16 bit × 6 ch, 32 bit × 4 ch
16-bit Reload Timer
7 ch
PPG
16 bit × 21 ch
Up/down Counter
2 ch
Clock Supervisor
Yes
External Interrupt
8 ch × 2 units
A/D converter
12 bit × 13 ch (1 unit), 12 bit × 13 ch (1 unit)
D/A converter (8 bit)
1 ch
Multi-Function Serial Interface
8 ch
*1
CAN
64 msg × 2 ch/128 msg × 1 ch
Hardware Watchdog Timer
Yes
CRC Formation
Yes
Low-voltage detection reset
Yes
Flash Security
Yes
ECC Flash/WorkFlash
Yes
ECC RAM
Yes
Memory Protection Function (MPU)
Yes
Floating point arithmetic (FPU)
Yes
Real Time Clock (RTC)
Yes
General-purpose port (#GPIOs)
44 ports
SSCG
Yes
Sub clock
Yes
CR oscillator
Yes
OCD (On Chip Debug)
Yes
TPU (Timing Protection Unit)
Yes
Key code register
Yes
Waveform generator
6 ch
NMI request function
Yes
Operation guaranteed temperature (T
A
)
-40 °C to +125 °C
Power supply
2.7 V to 5.5 V
*2
Package
LQD064
2
C (standard mode).
*1: Only channel 5, channel 6 and channel 11 support the I
*2: The initial detection voltage of the external low voltage detection is 2.8 V ± 8 % (2.576 V to 3.024 V). This LVD setting
and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation
voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum
guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
I did it on the 4412 of cortex A9, and used the gpio port to simulate its communication. A 10K pull-up resistor was connected to the data line sda, but I couldn't read the data and couldn't receive th...
I really want to learn how to program, but I don't know where to start. I hope everyone can give me some advice to help me make progress together. Thank you....
内核用的是官方的,启动信息如下：
platform Initialisatplatform Initialisation finished jumping to kernel.
Linux version 2.6.26-uc0 (stm32@localhost.localdomain) (gcc version 4.3.3 (Sourcery G++ Lite 2009q1-163) ) #2 W...
Use rtl8186 to make a wireless tcp and tcp communication converter, use linux operating system development protocol, we provide some reference code. We provide circuit and hardware system. 168ab@126.c...
vsftpd is the abbreviation of "very secure FTP daemon", and security is one of its biggest features. vsftpd is the name of a server running on a UNIX-like operating system. It can run on systems such ...
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] 1. The flashing principle of CDMA mobile phone accessoriesWhy do China Mobile GSM mobile phone accessories not flash when hung o...
Linux and Android
京公网安备 11010802033920号
EEWORLD
